
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Tue Nov 12 12:05:45 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                          
*************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                   
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                788          10  {sys_clk}                                        
   ddrphy_clkin                                    10.000       {0 5}          Generated (sys_clk)    4904           0  {I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     178           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT0}           
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred   7.692        {0 3.846}      Generated (sys_clk)    5231           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT2}            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred   15.384       {0 7.692}      Generated (sys_clk)     119           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT0}            
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred  8.080        {0 4.04}       Generated (sys_clk)     569           1  {video_pll_m0/u_pll_e3/goppll/CLKOUT1}           
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred   28.571       {0 14.285}     Generated (sys_clk)     104           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT1}            
 top|pixclk_3_in                                   1000.000     {0 500}        Declared                822           0  {pixclk_3_in}                                    
 DebugCore_JCLK                                    50.000       {0 25}         Declared                186           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}  
 DebugCore_CAPTURE                                 100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}     
=========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_3_in                           
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     155.063 MHz         20.000          6.449         13.551
 ddrphy_clkin               100.000 MHz     125.945 MHz         10.000          7.940          2.060
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     159.236 MHz        100.000          6.280         93.720
 top|pixclk_3_in              1.000 MHz     118.189 MHz       1000.000          8.461        991.539
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     124.054 MHz          7.692          8.061         -0.369
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     140.687 MHz         15.384          7.108          8.276
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            123.762 MHz     177.968 MHz          8.080          5.619          2.461
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     148.832 MHz         28.571          6.719         21.852
 DebugCore_JCLK              20.000 MHz     127.894 MHz         50.000          7.819         42.181
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.551       0.000              0           1968
 ddrphy_clkin           ddrphy_clkin                 2.060       0.000              0          18187
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 4.760       0.000              0             31
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    93.720       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in            991.539       0.000              0           3219
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.369      -1.259              5          18141
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.112      -0.448              5             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     8.276       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.461       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.834    -412.623             55             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    21.852       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.874      -0.874              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.977       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.218      -0.312              2             12
 DebugCore_JCLK         DebugCore_JCLK              23.323       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              21.418       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE           46.192       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.385      -1.136             11           1968
 ddrphy_clkin           ddrphy_clkin                -0.174      -2.294             39          18187
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -6.193    -189.979             31             31
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.308       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in              0.229       0.000              0           3219
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.103      -1.106             11          18141
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.227       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.331       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.252       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.909       0.000              0             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.239       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.188       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.488       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.112       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.331       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              23.086       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE            1.691       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.885       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 5.898       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    96.599       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.429    -831.138            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.206       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.255       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 0.467       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     1.166       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     6.346       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.066       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            788
 ddrphy_clkin                                        3.100       0.000              0           4904
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            178
 top|pixclk_3_in                                   499.102       0.000              0            822
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5231
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            119
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.142       0.000              0            569
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            104
 DebugCore_JCLK                                     24.102       0.000              0            186
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.444       0.000              0           1968
 ddrphy_clkin           ddrphy_clkin                 4.308       0.000              0          18187
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 2.709       0.000              0             31
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    95.520       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in            994.069       0.000              0           3219
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.560       0.000              0          18141
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.214       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    10.192       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.910       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.661    -259.181             55             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.776       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.672      -0.672              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.327       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.129       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK              23.773       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              22.401       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE           47.420       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.149      -0.187              3           1968
 ddrphy_clkin           ddrphy_clkin                -0.180      -5.131             74          18187
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.856    -118.174             31             31
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.215       0.000              0            871
 top|pixclk_3_in        top|pixclk_3_in              0.186       0.000              0           3219
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.071      -0.778             12          18141
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.126       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.241       0.000              0            479
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.195       0.000              0           1499
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.584       0.000              0             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.175       0.000              0            351
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.138       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.319       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.066       0.000              0             12
 DebugCore_JCLK         DebugCore_JCLK               0.241       0.000              0            552
 DebugCore_CAPTURE      DebugCore_JCLK              24.014       0.000              0            121
 DebugCore_JCLK         DebugCore_CAPTURE            1.267       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.868       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 6.954       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    97.527       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.421    -530.900            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.960       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.257       0.000              0            671
 ddrphy_clkin           ddrphy_clkin                 0.302       0.000              0           2425
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.885       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.913       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.787       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            788
 ddrphy_clkin                                        3.480       0.000              0           4904
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            178
 top|pixclk_3_in                                   499.282       0.000              0            822
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       2.326       0.000              0           5231
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.974       0.000              0            119
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.322       0.000              0            569
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.567       0.000              0            104
 DebugCore_JCLK                                     24.282       0.000              0            186
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.365       8.081         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.291 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.858      10.149         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.285      10.434 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.731      11.165         _N16345          
                                   td                    0.458      11.623 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.623         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11514
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                  11.623         Logic Levels: 2  
                                                                                   Logic: 1.242ns(20.045%), Route: 4.954ns(79.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMA_30_204/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.551                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.365       8.081         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.291 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.858      10.149         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.285      10.434 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.588      11.022         _N16345          
                                   td                    0.474      11.496 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.496         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11510
 CLMA_30_200/COUT                  td                    0.058      11.554 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.554         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11512
 CLMA_30_204/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.554         Logic Levels: 3  
                                                                                   Logic: 1.316ns(21.479%), Route: 4.811ns(78.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMA_30_204/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  11.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.617                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.365       8.081         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.210       8.291 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.858      10.149         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.285      10.434 r       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.588      11.022         _N16345          
                                   td                    0.458      11.480 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.480         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11510
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.480         Logic Levels: 2  
                                                                                   Logic: 1.242ns(20.519%), Route: 4.811ns(79.481%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMA_30_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.891  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.174
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.724       2.927         nt_sys_clk       
 CLMA_222_304/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK

 CLMA_222_304/Q0                   tco                   0.222       3.149 f       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/Q
                                   net (fanout=2)        0.249       3.398         u_CORES/u_debug_core_0/TRIG0_ff[1] [13]
 CLMS_222_317/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.398         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.134%), Route: 0.249ns(52.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.720       4.174         nt_sys_clk       
 CLMS_222_317/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.356       3.818                          
 clock uncertainty                                       0.000       3.818                          

 Hold time                                              -0.035       3.783                          

 Data required time                                                  3.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.783                          
 Data arrival time                                                   3.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.688       2.891         nt_sys_clk       
 CLMS_266_329/CLK                                                          r       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_329/Q0                   tco                   0.222       3.113 f       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.378       3.491         u_CORES/u_debug_core_0/status [0]
 CLMA_254_328/C4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.000%), Route: 0.378ns(63.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.648       4.102         nt_sys_clk       
 CLMA_254_328/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.356       3.746                          
 clock uncertainty                                       0.000       3.746                          

 Hold time                                              -0.034       3.712                          

 Data required time                                                  3.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.712                          
 Data arrival time                                                   3.491                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.688       2.891         nt_sys_clk       
 CLMS_266_329/CLK                                                          r       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_329/Q1                   tco                   0.224       3.115 f       u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.385       3.500         u_CORES/u_debug_core_0/status [4]
 CLMA_254_328/D0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.782%), Route: 0.385ns(63.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.648       4.102         nt_sys_clk       
 CLMA_254_328/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.356       3.746                          
 clock uncertainty                                       0.000       3.746                          

 Hold time                                              -0.079       3.667                          

 Data required time                                                  3.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.667                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_30_133/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_133/Q3                    tco                   0.288      11.242 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.623      11.865         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y1                    td                    0.468      12.333 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.408      12.741         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.218 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.218         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_160/Y2                    td                    0.271      13.489 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=4)        0.709      14.198         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_164/COUT                  td                    0.502      14.700 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.700         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11520
 CLMA_30_168/Y0                    td                    0.269      14.969 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.411      15.380         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_34_169/Y3                    td                    0.459      15.839 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.273      17.112         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19592
 CLMA_22_232/Y6AB                  td                    0.145      17.257 r       CLKROUTE_2/Z     
                                   net (fanout=1)        0.255      17.512         ntR4124          
 CLMS_22_233/Y2                    td                    0.210      17.722 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.580      18.302         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19722
 CLMA_30_228/B1                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.302         Logic Levels: 7  
                                                                                   Logic: 3.089ns(42.039%), Route: 4.259ns(57.961%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.213      20.362                          

 Data required time                                                 20.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.362                          
 Data arrival time                                                  18.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.060                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_22_144/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_144/Q3                    tco                   0.288      11.242 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     1.431      12.673         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_74_172/Y2                    td                    0.210      12.883 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=11)       0.830      13.713         s00_axi_rvalid   
 CLMA_90_197/Y1                    td                    0.212      13.925 r       mem_read_arbi_m0/N191/gateop_perm/Z
                                   net (fanout=11)       1.193      15.118         ch2_rd_burst_data_valid
                                   td                    0.288      15.406 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.406         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14426
 CLMA_114_164/Y3                   td                    0.501      15.907 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.765      16.672         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3]
 CLMA_110_140/Y3                   td                    0.210      16.882 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=3)        0.411      17.293         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.474      17.767 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.767         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.co [2]
 CLMA_110_144/Y3                   td                    0.151      17.918 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.408      18.326         _N64             
 CLMS_114_149/B4                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  18.326         Logic Levels: 5  
                                                                                   Logic: 2.334ns(31.660%), Route: 5.038ns(68.340%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMS_114_149/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.120      20.448                          

 Data required time                                                 20.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.448                          
 Data arrival time                                                  18.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.122                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_30_133/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_133/Q3                    tco                   0.288      11.242 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.623      11.865         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y1                    td                    0.468      12.333 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.408      12.741         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.218 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.218         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_160/Y2                    td                    0.271      13.489 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=4)        0.709      14.198         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_164/COUT                  td                    0.502      14.700 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.700         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11520
 CLMA_30_168/Y0                    td                    0.269      14.969 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.411      15.380         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_34_173/Y2                    td                    0.341      15.721 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.615      17.336         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19661
 CLMS_18_229/Y2                    td                    0.487      17.823 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/gateop/F
                                   net (fanout=1)        0.397      18.220         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19725
 CLMS_22_233/B0                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.220         Logic Levels: 6  
                                                                                   Logic: 3.103ns(42.706%), Route: 4.163ns(57.294%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMS_22_233/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.370                          
 Data arrival time                                                  18.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.150                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK

 CLMA_58_137/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.218      10.828         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [25]
 CLMS_62_137/AD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD

 Data arrival time                                                  10.828         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_62_137/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.828                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_70_180/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_180/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.234      10.842         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_66_181/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                  10.842         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.684%), Route: 0.234ns(51.316%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_66_181/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_70_180/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_180/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.234      10.842         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_66_181/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                  10.842         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.684%), Route: 0.234ns(51.316%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_66_181/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMA_110_152/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_110_152/Q1                   tco                   0.289     805.164 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270     805.434         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_110_148/M0                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 805.434         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.699%), Route: 0.270ns(48.301%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531     810.386         ntclkbufg_1      
 CLMA_110_148/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                             -0.088     810.194                          

 Data required time                                                810.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.194                          
 Data arrival time                                                 805.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_78_176/Q1                    tco                   0.291     805.166 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.272     805.438         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_78_177/M1                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 805.438         Logic Levels: 0  
                                                                                   Logic: 0.291ns(51.687%), Route: 0.272ns(48.313%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531     810.386         ntclkbufg_1      
 CLMS_78_177/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                             -0.079     810.203                          

 Data required time                                                810.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.203                          
 Data arrival time                                                 805.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.765                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     801.248 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.248         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     801.324 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     802.111         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101     802.212 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     803.290         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     803.290 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585     804.875         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_74_184/Q2                    tco                   0.290     805.165 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.291     805.456         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMA_74_192/CD                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 805.456         Logic Levels: 0  
                                                                                   Logic: 0.290ns(49.914%), Route: 0.291ns(50.086%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     801.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     801.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     801.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     803.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     803.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     805.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     805.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     806.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     806.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     806.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     806.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     808.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     808.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531     810.386         ntclkbufg_1      
 CLMA_74_192/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.246     810.632                          
 clock uncertainty                                      -0.350     810.282                          

 Setup time                                              0.029     810.311                          

 Data required time                                                810.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                810.311                          
 Data arrival time                                                 805.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.855                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_42_220/Q3                    tco                   0.221    1014.834 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    1014.918         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_42_221/AD                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                1014.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585    1020.954         ntclkbufg_1      
 CLMS_42_221/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMA_46_224/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_46_224/Q3                    tco                   0.221    1014.834 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    1014.918         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_46_225/AD                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                1014.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585    1020.954         ntclkbufg_1      
 CLMS_46_225/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1011.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1011.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1011.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096    1012.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1013.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1013.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531    1014.613         ntclkbufg_3      
 CLMA_114_148/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_114_148/Q3                   tco                   0.221    1014.834 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    1014.918         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_114_149/AD                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1014.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1011.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1011.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1011.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    1013.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1013.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    1015.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    1015.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    1016.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    1017.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1017.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1017.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1019.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1019.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585    1020.954         ntclkbufg_1      
 CLMS_114_149/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246    1020.708                          
 clock uncertainty                                       0.350    1021.058                          

 Hold time                                               0.053    1021.111                          

 Data required time                                               1021.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1021.111                          
 Data arrival time                                                1014.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMS_242_101/CLK                                                          r       ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_242_101/Q1                   tco                   0.291       5.252 r       ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       1.199       6.451         ms72xx_ctl_inst1/init_over_rx
 CLMA_226_68/Y2                    td                    0.492       6.943 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N2/gateop_perm/Z
                                   net (fanout=20)       0.479       7.422         ms72xx_ctl_inst1/ms7200_ctl_inst/busy_falling
 CLMS_246_73/Y0                    td                    0.487       7.909 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1781_1/gateop_perm/Z
                                   net (fanout=2)        0.638       8.547         ms72xx_ctl_inst1/ms7200_ctl_inst/N1873
 CLMA_226_72/Y1                    td                    0.468       9.015 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_or[9]_1/gateop_perm/Z
                                   net (fanout=5)        0.269       9.284         ms72xx_ctl_inst1/ms7200_ctl_inst/_N83962
 CLMA_230_73/Y3                    td                    0.468       9.752 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.578      10.330         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [4]
 CLMA_242_68/Y2                    td                    0.487      10.817 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/gateop_perm/Z
                                   net (fanout=1)        0.124      10.941         ms72xx_ctl_inst1/ms7200_ctl_inst/N1797
 CLMS_242_69/A4                                                            r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.941         Logic Levels: 5  
                                                                                   Logic: 2.693ns(45.033%), Route: 3.287ns(54.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531     104.617         ntclkbufg_4      
 CLMS_242_69/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Setup time                                             -0.121     104.661                          

 Data required time                                                104.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.661                          
 Data arrival time                                                  10.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.720                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMS_226_61/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMS_226_61/Y2                    tco                   0.375       5.336 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.427       5.763         ms72xx_ctl_inst1/data_out [0]
 CLMA_230_69/Y2                    td                    0.487       6.250 r       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.609       6.859         ms72xx_ctl_inst1/iic_dri/_N90490
 CLMA_242_60/Y3                    td                    0.210       7.069 r       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.754       7.823         ms72xx_ctl_inst1/_N84286
 CLMA_226_72/Y2                    td                    0.210       8.033 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.255       8.288         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90492
 CLMA_226_72/Y3                    td                    0.210       8.498 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.410       8.908         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_230_73/Y2                    td                    0.210       9.118 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.627       9.745         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMA_246_68/Y0                    td                    0.294      10.039 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.378      10.417         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMA_242_68/CE                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.417         Logic Levels: 6  
                                                                                   Logic: 1.996ns(36.584%), Route: 3.460ns(63.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531     104.617         ntclkbufg_4      
 CLMA_242_68/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                  10.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.741                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMS_226_61/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMS_226_61/Y2                    tco                   0.375       5.336 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.427       5.763         ms72xx_ctl_inst1/data_out [0]
 CLMA_230_69/Y2                    td                    0.487       6.250 r       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.609       6.859         ms72xx_ctl_inst1/iic_dri/_N90490
 CLMA_242_60/Y3                    td                    0.210       7.069 r       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.754       7.823         ms72xx_ctl_inst1/_N84286
 CLMA_226_72/Y2                    td                    0.210       8.033 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.255       8.288         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90492
 CLMA_226_72/Y3                    td                    0.210       8.498 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.410       8.908         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_230_73/Y2                    td                    0.210       9.118 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.627       9.745         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMA_246_68/Y0                    td                    0.294      10.039 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.378      10.417         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMA_242_68/CE                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.417         Logic Levels: 6  
                                                                                   Logic: 1.996ns(36.584%), Route: 3.460ns(63.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531     104.617         ntclkbufg_4      
 CLMA_242_68/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                  10.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.741                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       4.617         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_226_96/Q2                    tco                   0.228       4.845 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.256       5.101         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [2]
 DRM_234_88/ADB0[7]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   5.101         Logic Levels: 0  
                                                                                   Logic: 0.228ns(47.107%), Route: 0.256ns(52.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 DRM_234_88/CLKB[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.140       4.793                          

 Data required time                                                  4.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.793                          
 Data arrival time                                                   5.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       4.617         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_226_96/Q3                    tco                   0.221       4.838 f       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.342       5.180         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [3]
 DRM_234_88/ADA0[8]                                                        f       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.180         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.254%), Route: 0.342ns(60.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 DRM_234_88/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       4.617         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_226_96/Q1                    tco                   0.229       4.846 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.342       5.188         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [1]
 DRM_234_88/ADA0[6]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.188         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.105%), Route: 0.342ns(59.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 DRM_234_88/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.215       4.868                          

 Data required time                                                  4.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.868                          
 Data arrival time                                                   5.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.708       5.553         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.288       5.841 r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.976       6.817         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.210       7.027 r       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.811       7.838         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.477       8.315 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.315         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.151       8.466 r       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.773       9.239         _N57             
 CLMS_174_277/Y0                   td                    0.210       9.449 r       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.605      10.054         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.531 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.531         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.058      10.589 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.589         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.058      10.647 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.647         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.271      10.918 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.930      11.848         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.515      12.363 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.363         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
 CLMS_170_273/Y1                   td                    0.498      12.861 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.879      13.740         u_hdmi_data_in_4/image_contrast_inst/_N22277
 CLMA_182_268/CD                                                           r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.740         Logic Levels: 7  
                                                                                   Logic: 3.213ns(39.245%), Route: 4.974ns(60.755%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.652    1005.219         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.298    1005.517                          
 clock uncertainty                                      -0.050    1005.467                          

 Setup time                                             -0.188    1005.279                          

 Data required time                                               1005.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.279                          
 Data arrival time                                                  13.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.708       5.553         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.288       5.841 r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.976       6.817         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.210       7.027 r       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.811       7.838         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.477       8.315 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.315         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.151       8.466 r       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.773       9.239         _N57             
 CLMS_174_277/Y0                   td                    0.210       9.449 r       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.605      10.054         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.531 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.531         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.058      10.589 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.589         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.058      10.647 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.647         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.271      10.918 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.930      11.848         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.515      12.363 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.363         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
 CLMS_170_273/Y0                   td                    0.269      12.632 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.678      13.310         u_hdmi_data_in_4/image_contrast_inst/_N22276
 CLMA_182_268/DD                                                           r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.310         Logic Levels: 7  
                                                                                   Logic: 2.984ns(38.468%), Route: 4.773ns(61.532%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.652    1005.219         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.298    1005.517                          
 clock uncertainty                                      -0.050    1005.467                          

 Setup time                                             -0.165    1005.302                          

 Data required time                                               1005.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.302                          
 Data arrival time                                                  13.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.708       5.553         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.288       5.841 r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.976       6.817         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.210       7.027 r       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.811       7.838         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.477       8.315 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.315         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.151       8.466 r       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.773       9.239         _N57             
 CLMS_174_277/Y0                   td                    0.210       9.449 r       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.605      10.054         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.477      10.531 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.531         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.058      10.589 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.589         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.058      10.647 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.647         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.271      10.918 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.930      11.848         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.515      12.363 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.363         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
                                   td                    0.058      12.421 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.421         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [5]
 CLMS_170_273/Y2                   td                    0.271      12.692 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.267      12.959         u_hdmi_data_in_4/image_contrast_inst/_N22278
 CLMS_174_273/C4                                                           r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.959         Logic Levels: 7  
                                                                                   Logic: 3.044ns(41.102%), Route: 4.362ns(58.898%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1003.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.652    1005.219         ntclkbufg_2      
 CLMS_174_273/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.305    1005.524                          
 clock uncertainty                                      -0.050    1005.474                          

 Setup time                                             -0.123    1005.351                          

 Data required time                                               1005.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.351                          
 Data arrival time                                                  12.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.553
  Launch Clock Delay      :  5.219
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.652       5.219         ntclkbufg_2      
 CLMS_202_253/CLK                                                          r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/CLK

 CLMS_202_253/Q2                   tco                   0.224       5.443 f       u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/Q
                                   net (fanout=3)        0.087       5.530         u_hdmi_data_in_4/vout_dat [11]
 CLMA_202_252/CD                                                           f       u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/D

 Data arrival time                                                   5.530         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.708       5.553         ntclkbufg_2      
 CLMA_202_252/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/CLK
 clock pessimism                                        -0.305       5.248                          
 clock uncertainty                                       0.000       5.248                          

 Hold time                                               0.053       5.301                          

 Data required time                                                  5.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.301                          
 Data arrival time                                                   5.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.430
  Launch Clock Delay      :  5.098
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.531       5.098         ntclkbufg_2      
 CLMA_170_172/CLK                                                          r       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_170_172/Q2                   tco                   0.224       5.322 f       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.084       5.406         frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_170_172/CD                                                           f       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   5.406         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.585       5.430         ntclkbufg_2      
 CLMA_170_172/CLK                                                          r       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.332       5.098                          
 clock uncertainty                                       0.000       5.098                          

 Hold time                                               0.053       5.151                          

 Data required time                                                  5.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.151                          
 Data arrival time                                                   5.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.553
  Launch Clock Delay      :  5.219
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048       1.172 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.567         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.567 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.652       5.219         ntclkbufg_2      
 CLMA_214_260/CLK                                                          r       u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/CLK

 CLMA_214_260/Q0                   tco                   0.222       5.441 f       u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/Q
                                   net (fanout=3)        0.195       5.636         u_hdmi_data_in_2/vout_dat [14]
 CLMS_214_261/CD                                                           f       u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/D

 Data arrival time                                                   5.636         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.237%), Route: 0.195ns(46.763%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       3.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.708       5.553         ntclkbufg_2      
 CLMS_214_261/CLK                                                          r       u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/CLK
 clock pessimism                                        -0.305       5.248                          
 clock uncertainty                                       0.000       5.248                          

 Hold time                                               0.053       5.301                          

 Data required time                                                  5.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.301                          
 Data arrival time                                                   5.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_258_340/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_258_352/P[1]                  td                    1.811      11.239 r       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.850      12.089         N677[19]         
 CLMS_254_325/COUT                 td                    0.348      12.437 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.437         _N11162          
                                   td                    0.058      12.495 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.495         _N11164          
 CLMS_254_329/COUT                 td                    0.058      12.553 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.553         _N11166          
                                   td                    0.058      12.611 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.611         _N11168          
 CLMS_254_333/COUT                 td                    0.058      12.669 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.669         _N11170          
                                   td                    0.058      12.727 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.727         _N11172          
 CLMS_254_337/COUT                 td                    0.058      12.785 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.785         _N11174          
 CLMS_254_341/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.785         Logic Levels: 6  
                                                                                   Logic: 6.855ns(88.968%), Route: 0.850ns(11.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMS_254_341/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  12.785                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.369                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_258_340/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_258_352/P[1]                  td                    1.811      11.239 r       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.850      12.089         N677[19]         
 CLMS_254_325/COUT                 td                    0.348      12.437 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.437         _N11162          
                                   td                    0.058      12.495 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.495         _N11164          
 CLMS_254_329/COUT                 td                    0.058      12.553 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.553         _N11166          
                                   td                    0.058      12.611 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.611         _N11168          
 CLMS_254_333/COUT                 td                    0.058      12.669 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.669         _N11170          
                                   td                    0.058      12.727 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.727         _N11172          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.727         Logic Levels: 5  
                                                                                   Logic: 6.797ns(88.885%), Route: 0.850ns(11.115%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMS_254_337/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.167      12.419                          

 Data required time                                                 12.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.419                          
 Data arrival time                                                  12.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.308                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.708       5.080         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.612       7.692 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N10481          
 APM_258_340/PO[0]                 td                    1.736       9.428 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N320            
 APM_258_352/P[1]                  td                    1.811      11.239 r       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.850      12.089         N677[19]         
 CLMS_254_325/COUT                 td                    0.348      12.437 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.437         _N11162          
                                   td                    0.058      12.495 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.495         _N11164          
 CLMS_254_329/COUT                 td                    0.058      12.553 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.553         _N11166          
                                   td                    0.058      12.611 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.611         _N11168          
 CLMS_254_333/COUT                 td                    0.058      12.669 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.669         _N11170          
 CLMS_254_337/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.669         Logic Levels: 5  
                                                                                   Logic: 6.739ns(88.800%), Route: 0.850ns(11.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.652      12.428         ntclkbufg_0      
 CLMS_254_337/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  12.669                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_262_152/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/CLK

 CLMA_262_152/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.921         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf1_im [10]
 CLMS_262_153/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WD

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_262_153/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_186_192/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.222       4.837 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/Q
                                   net (fanout=1)        0.084       4.921         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_as_index [6]
 CLMS_186_193/BD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WD

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531       4.615         ntclkbufg_0      
 CLMA_246_136/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/CLK

 CLMA_246_136/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/Q
                                   net (fanout=3)        0.086       4.922         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/shift_ram1_im_out [9]
 CLMS_246_137/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WD

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_246_137/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_60/Q3                    tco                   0.288     119.527 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.615     120.142         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [11]
 CLMA_170_60/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D

 Data arrival time                                                 120.142         Logic Levels: 0  
                                                                                   Logic: 0.288ns(31.894%), Route: 0.615ns(68.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMA_170_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMA_182_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_53/Q0                    tco                   0.289     119.528 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.597     120.125         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [4]
 CLMS_170_53/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/D

 Data arrival time                                                 120.125         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.619%), Route: 0.597ns(67.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMS_170_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.125                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     117.654 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     119.239         ntclkbufg_8      
 CLMA_182_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_53/Q1                    tco                   0.291     119.530 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.594     120.124         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [6]
 CLMS_170_57/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/D

 Data arrival time                                                 120.124         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.881%), Route: 0.594ns(67.119%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     119.995         ntclkbufg_0      
 CLMS_170_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.124                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_60/Q2                    tco                   0.228       4.841 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.215       5.056         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMS_170_57/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.467%), Route: 0.215ns(48.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_170_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_57/Q2                    tco                   0.224       4.837 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.386       5.223         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMS_166_49/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D

 Data arrival time                                                   5.223         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.721%), Route: 0.386ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMS_166_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                               0.053       4.896                          

 Data required time                                                  4.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.896                          
 Data arrival time                                                   5.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_60/Q1                    tco                   0.229       4.842 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.333       5.175         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [10]
 CLMA_170_60/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/D

 Data arrival time                                                   5.175         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.747%), Route: 0.333ns(59.253%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585       4.957         ntclkbufg_0      
 CLMA_170_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.624       8.892         wav_display_m0/q [1]
                                   td                    0.477       9.369 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.369         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.058       9.427 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.147       9.574 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        2.042      11.616         _N8              
 CLMA_110_293/B2                                                           f       wav_display_m0/v_data[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  11.616         Logic Levels: 2  
                                                                                   Logic: 2.989ns(44.914%), Route: 3.666ns(55.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652      20.122         ntclkbufg_6      
 CLMA_110_293/CLK                                                          r       wav_display_m0/v_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290      20.412                          
 clock uncertainty                                      -0.150      20.262                          

 Setup time                                             -0.370      19.892                          

 Data required time                                                 19.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.892                          
 Data arrival time                                                  11.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.276                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[16]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.624       8.892         wav_display_m0/q [1]
                                   td                    0.477       9.369 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.369         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.058       9.427 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.147       9.574 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        2.173      11.747         _N8              
 CLMA_110_293/A4                                                           f       wav_display_m0/v_data[16]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.747         Logic Levels: 2  
                                                                                   Logic: 2.989ns(44.047%), Route: 3.797ns(55.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652      20.122         ntclkbufg_6      
 CLMA_110_293/CLK                                                          r       wav_display_m0/v_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290      20.412                          
 clock uncertainty                                      -0.150      20.262                          

 Setup time                                             -0.102      20.160                          

 Data required time                                                 20.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.160                          
 Data arrival time                                                  11.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.413                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[18]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.624       8.892         wav_display_m0/q [1]
                                   td                    0.477       9.369 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.369         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.058       9.427 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.147       9.574 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        1.680      11.254         _N8              
 CLMA_118_224/D4                                                           f       wav_display_m0/v_data[18]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.254         Logic Levels: 2  
                                                                                   Logic: 2.989ns(47.497%), Route: 3.304ns(52.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.531      20.001         ntclkbufg_6      
 CLMA_118_224/CLK                                                          r       wav_display_m0/v_data[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290      20.291                          
 clock uncertainty                                      -0.150      20.141                          

 Setup time                                             -0.101      20.040                          

 Data required time                                                 20.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.040                          
 Data arrival time                                                  11.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.786                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/rdaddress[6]/opit_0_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.531       4.617         ntclkbufg_6      
 CLMA_138_53/CLK                                                           r       wav_display_m0/rdaddress[6]/opit_0_A2Q21/CLK

 CLMA_138_53/Q0                    tco                   0.226       4.843 r       wav_display_m0/rdaddress[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.220       5.063         wav_display_m0/rdaddress [5]
 DRM_142_44/ADB0[9]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]

 Data arrival time                                                   5.063         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.673%), Route: 0.220ns(49.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.585       4.961         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.079       4.732                          

 Data required time                                                  4.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.732                          
 Data arrival time                                                   5.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK
Endpoint    : grid_display_m0/grid_x[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652       4.738         ntclkbufg_6      
 CLMA_94_288/CLK                                                           r       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK

 CLMA_94_288/Q3                    tco                   0.221       4.959 f       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.044         grid_display_m0/grid_x [3]
 CLMA_94_288/D4                                                            f       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.044         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 CLMA_94_288/CLK                                                           r       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652       4.738         ntclkbufg_6      
 CLMA_94_304/CLK                                                           r       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_304/Q3                    tco                   0.221       4.959 f       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.086       5.045         color_bar_m1/v_cnt [0]
 CLMA_94_304/D4                                                            f       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708       5.084         ntclkbufg_6      
 CLMA_94_304/CLK                                                           r       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.973
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.603       4.973         ntclkbufg_3      
 DRM_54_44/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_44/QB0[0]                  tco                   2.307       7.280 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.842      10.122         ch1_read_data[6] 
 CLMA_90_237/A1                                                            f       video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.122         Logic Levels: 0  
                                                                                   Logic: 2.307ns(44.805%), Route: 2.842ns(55.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531      12.693         ntclkbufg_3      
 CLMA_90_237/CLK                                                           r       video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      12.981                          
 clock uncertainty                                      -0.150      12.831                          

 Setup time                                             -0.248      12.583                          

 Data required time                                                 12.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.583                          
 Data arrival time                                                  10.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.461                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.973
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.603       4.973         ntclkbufg_3      
 DRM_54_44/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_44/QB0[1]                  tco                   2.307       7.280 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.633       9.913         ch1_read_data[7] 
 CLMA_90_249/A4                                                            f       video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.913         Logic Levels: 0  
                                                                                   Logic: 2.307ns(46.700%), Route: 2.633ns(53.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531      12.693         ntclkbufg_3      
 CLMA_90_249/CLK                                                           r       video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      12.981                          
 clock uncertainty                                      -0.150      12.831                          

 Setup time                                             -0.102      12.729                          

 Data required time                                                 12.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.729                          
 Data arrival time                                                   9.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.816                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK

 CLMS_174_305/Q1                   tco                   0.291       5.369 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/Q
                                   net (fanout=2)        0.525       5.894         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [9]
 CLMA_182_296/Y3                   td                    0.468       6.362 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.772       7.134         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [8]
 CLMA_174_284/Y1                   td                    0.212       7.346 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_7/gateop_perm/Z
                                   net (fanout=3)        0.622       7.968         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [4]
 CLMA_182_289/Y3                   td                    0.210       8.178 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.482       8.660         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [2]
                                   td                    0.477       9.137 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.137         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2]
 CLMS_174_289/COUT                 td                    0.058       9.195 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.195         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
 CLMS_174_293/Y1                   td                    0.180       9.375 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.450       9.825         _N71             
 CLMS_174_301/A4                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.825         Logic Levels: 5  
                                                                                   Logic: 1.896ns(39.941%), Route: 2.851ns(60.059%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMS_174_301/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.315      13.129                          
 clock uncertainty                                      -0.150      12.979                          

 Setup time                                             -0.121      12.858                          

 Data required time                                                 12.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.858                          
 Data arrival time                                                   9.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.033                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/CLK
Endpoint    : video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMA_102_300/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/CLK

 CLMA_102_300/Q3                   tco                   0.221       4.955 f       video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/Q
                                   net (fanout=1)        0.084       5.039         video_rect_read_data_m1/timing_gen_xy_m0/hs_d0
 CLMA_102_300/AD                                                           f       video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/D

 Data arrival time                                                   5.039         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMA_102_300/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                               0.053       4.787                          

 Data required time                                                  4.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.787                          
 Data arrival time                                                   5.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531       4.613         ntclkbufg_3      
 CLMA_114_156/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK

 CLMA_114_156/Q2                   tco                   0.224       4.837 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.084       4.921         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_114_156/CD                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_114_156/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_78_297/CLK                                                           r       video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/CLK

 CLMS_78_297/Q2                    tco                   0.224       4.958 f       video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/Q
                                   net (fanout=1)        0.085       5.043         video_rect_read_data_m1/pos_data_d0 [11]
 CLMS_78_297/CD                                                            f       video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/D

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_78_297/CLK                                                           r       video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                               0.053       4.787                          

 Data required time                                                  4.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.787                          
 Data arrival time                                                   5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.647
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.289     221.243 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       2.385     223.628         frame_read_write_m2/read_fifo_aclr
 DRM_54_24/RSTB[0]                                                         f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.628         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.808%), Route: 2.385ns(89.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.565     214.727         ntclkbufg_3      
 DRM_54_24/CLKB[0]                                                         r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     214.973                          
 clock uncertainty                                      -0.150     214.823                          

 Setup time                                             -0.029     214.794                          

 Data required time                                                214.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.794                          
 Data arrival time                                                 223.628                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.834                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.289     221.243 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       2.456     223.699         frame_read_write_m2/read_fifo_aclr
 DRM_54_356/RSTB[0]                                                        f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.699         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.528%), Route: 2.456ns(89.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652     214.814         ntclkbufg_3      
 DRM_54_356/CLKB[0]                                                        r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     215.060                          
 clock uncertainty                                      -0.150     214.910                          

 Setup time                                             -0.029     214.881                          

 Data required time                                                214.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.881                          
 Data arrival time                                                 223.699                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.818                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.287     221.241 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       2.420     223.661         frame_read_write_m1/read_fifo_aclr
 DRM_26_336/RSTB[0]                                                        f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 223.661         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.602%), Route: 2.420ns(89.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652     214.814         ntclkbufg_3      
 DRM_26_336/CLKB[0]                                                        r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     215.060                          
 clock uncertainty                                      -0.150     214.910                          

 Setup time                                             -0.029     214.881                          

 Data required time                                                214.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.881                          
 Data arrival time                                                 223.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.780                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_118_152/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_118_152/Q0                   tco                   0.222      10.608 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      10.821         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_118_157/AD                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.821         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.034%), Route: 0.213ns(48.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_118_157/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                               0.053       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                  10.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.909                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_78_180/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_78_180/Q0                    tco                   0.226      10.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      10.840         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_74_180/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.840         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_74_180/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.995                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_78_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_78_184/Q0                    tco                   0.226      10.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      10.840         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_74_184/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  10.840         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.286       5.241 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.428       7.669         u_fifo_ctrl/fifo_wr_en
                                   td                    0.288       7.957 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.957         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.058       8.015 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.015         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
 CLMA_182_52/Y1                    td                    0.498       8.513 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.273       8.786         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [5]
 CLMA_186_52/Y3                    td                    0.468       9.254 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.678       9.932         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_174_53/COUT                  td                    0.502      10.434 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.434         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_174_57/Y1                    td                    0.498      10.932 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.417      11.349         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_174_60/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.349         Logic Levels: 5  
                                                                                   Logic: 2.598ns(40.632%), Route: 3.796ns(59.368%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.121      33.201                          

 Data required time                                                 33.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.201                          
 Data arrival time                                                  11.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.286       5.241 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.428       7.669         u_fifo_ctrl/fifo_wr_en
                                   td                    0.288       7.957 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.957         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.058       8.015 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.015         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
                                   td                    0.058       8.073 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.073         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12368
 CLMA_182_52/COUT                  td                    0.058       8.131 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.131         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12370
 CLMA_182_56/Y1                    td                    0.498       8.629 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.824       9.453         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [9]
 CLMA_174_60/C3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.453         Logic Levels: 3  
                                                                                   Logic: 1.246ns(27.701%), Route: 3.252ns(72.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.398      32.924                          

 Data required time                                                 32.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.924                          
 Data arrival time                                                   9.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.286       5.241 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.428       7.669         u_fifo_ctrl/fifo_wr_en
                                   td                    0.288       7.957 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.957         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.058       8.015 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.015         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
                                   td                    0.058       8.073 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.073         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12368
 CLMA_182_52/COUT                  td                    0.058       8.131 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.131         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12370
                                   td                    0.058       8.189 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.189         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12372
 CLMA_182_56/Y3                    td                    0.501       8.690 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.580       9.270         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [11]
 CLMA_174_60/A2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.270         Logic Levels: 3  
                                                                                   Logic: 1.307ns(30.290%), Route: 3.008ns(69.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      31.653 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      33.184         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.388      32.934                          

 Data required time                                                 32.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.934                          
 Data arrival time                                                   9.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.664                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_138_52/CLK                                                           r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_138_52/Q3                    tco                   0.221       4.834 f       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.215       5.049         adc0_buf_addr[4] 
 DRM_142_44/ADA0[8]                                                        f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   5.049         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.688%), Route: 0.215ns(49.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[5]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_138_52/CLK                                                           r       ad9280_sample_m0/sample_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_138_52/Q0                    tco                   0.222       4.835 f       ad9280_sample_m0/sample_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.321       5.156         adc0_buf_addr[1] 
 DRM_142_44/ADA0[5]                                                        f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[5]

 Data arrival time                                                   5.156         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.884%), Route: 0.321ns(59.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.082 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531       4.613         ntclkbufg_8      
 CLMA_138_56/CLK                                                           r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_56/Q0                    tco                   0.226       4.839 r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.321       5.160         adc0_buf_addr[5] 
 DRM_142_44/ADA0[9]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   5.160         Logic Levels: 0  
                                                                                   Logic: 0.226ns(41.316%), Route: 0.321ns(58.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       3.370 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585       4.955         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.165       4.814                          

 Data required time                                                  4.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.814                          
 Data arrival time                                                   5.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.360    3571.360 r                        
 P20                                                     0.000    3571.360 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.434         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    3572.688 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.688         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    3572.764 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    3573.551         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101    3573.652 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    3574.730         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    3574.730 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708    3576.438         ntclkbufg_3      
 CLMA_114_316/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_114_316/Q0                   tco                   0.289    3576.727 r       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.121    3576.848         vs               
 CLMS_114_317/A1                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3576.848         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.488%), Route: 0.121ns(29.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.375    3571.375 r                        
 P20                                                     0.000    3571.375 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.449         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    3572.496 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.496         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    3572.544 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    3573.302         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096    3573.398 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    3574.457         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    3574.457 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.652    3576.109         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    3576.355                          
 clock uncertainty                                      -0.150    3576.205                          

 Setup time                                             -0.231    3575.974                          

 Data required time                                               3575.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3575.974                          
 Data arrival time                                                3576.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.874                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.520   13485.520 r                        
 P20                                                     0.000   13485.520 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.594         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   13486.641 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.641         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   13486.689 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758   13487.447         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096   13487.543 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   13488.602         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000   13488.602 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652   13490.254         ntclkbufg_3      
 CLMA_114_316/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_114_316/Q0                   tco                   0.222   13490.476 f       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.085   13490.561         vs               
 CLMS_114_317/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                               13490.561         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.512   13485.512 r                        
 P20                                                     0.000   13485.512 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.586         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   13486.840 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.840         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   13486.916 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787   13487.703         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101   13487.804 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078   13488.882         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000   13488.882 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.708   13490.590         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246   13490.344                          
 clock uncertainty                                       0.150   13490.494                          

 Hold time                                              -0.121   13490.373                          

 Data required time                                              13490.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13490.373                          
 Data arrival time                                               13490.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     170.552 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.552         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     170.628 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     171.415         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107     171.522 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078     172.600         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     172.600 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.708     174.308         ntclkbufg_6      
 CLMS_118_305/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_118_305/Q1                   tco                   0.291     174.599 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.577     175.176         wave0_vs         
 CLMS_114_317/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 175.176         Logic Levels: 0  
                                                                                   Logic: 0.291ns(33.525%), Route: 0.577ns(66.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     172.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     172.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     173.353         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096     173.449 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     174.508         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     174.508 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.652     176.160         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.264     176.424                          
 clock uncertainty                                      -0.150     176.274                          

 Setup time                                             -0.121     176.153                          

 Data required time                                                176.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                176.153                          
 Data arrival time                                                 175.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100     202.019 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059     203.078         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     203.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.652     204.730         ntclkbufg_6      
 CLMS_118_305/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_118_305/Q1                   tco                   0.224     204.954 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.460     205.414         wave0_vs         
 CLMS_114_317/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 205.414         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.749%), Route: 0.460ns(67.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.708     205.075         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264     204.811                          
 clock uncertainty                                       0.150     204.961                          

 Hold time                                              -0.035     204.926                          

 Data required time                                                204.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.926                          
 Data arrival time                                                 205.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q1                    tco                   0.289      89.858 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.712      90.570         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
 CLMS_174_53/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/D

 Data arrival time                                                  90.570         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.871%), Route: 0.712ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMS_174_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.088      90.352                          

 Data required time                                                 90.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.352                          
 Data arrival time                                                  90.570                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMS_170_61/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_61/Q0                    tco                   0.289      89.858 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.597      90.455         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [8]
 CLMA_182_57/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D

 Data arrival time                                                  90.455         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.619%), Route: 0.597ns(67.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMA_182_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.455                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N70             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.585      89.569         ntclkbufg_0      
 CLMS_170_61/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_61/Q2                    tco                   0.290      89.859 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.487      90.346         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [10]
 CLMA_182_57/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D

 Data arrival time                                                  90.346         Logic Levels: 0  
                                                                                   Logic: 0.290ns(37.323%), Route: 0.487ns(62.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      88.795 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.531      90.326         ntclkbufg_8      
 CLMA_182_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMS_170_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_53/Q0                    tco                   0.226     204.833 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.103     204.936         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMA_170_52/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/D

 Data arrival time                                                 204.936         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 204.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q2                    tco                   0.228     204.835 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.215     205.050         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
 CLMS_170_49/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D

 Data arrival time                                                 205.050         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.467%), Route: 0.215ns(48.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMS_170_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 205.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N70             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.531     204.607         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q0                    tco                   0.226     204.833 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.226     205.059         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_170_44/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/D

 Data arrival time                                                 205.059         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.000%), Route: 0.226ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     203.367 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.585     204.952         ntclkbufg_8      
 CLMA_170_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 205.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.141
  Launch Clock Delay      :  5.463
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.287       5.750 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.972       6.722         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_305/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.796%), Route: 0.972ns(77.204%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474      28.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.141         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.439                          
 clock uncertainty                                      -0.050      30.389                          

 Setup time                                             -0.344      30.045                          

 Data required time                                                 30.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.045                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.141
  Launch Clock Delay      :  5.463
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.287       5.750 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.103       6.853         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_304/D4                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.853         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.647%), Route: 1.103ns(79.353%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474      28.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.141         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.439                          
 clock uncertainty                                      -0.050      30.389                          

 Setup time                                             -0.075      30.314                          

 Data required time                                                 30.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.314                          
 Data arrival time                                                   6.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.141
  Launch Clock Delay      :  5.463
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.287       5.750 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.098       6.848         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_305/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.848         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.722%), Route: 1.098ns(79.278%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474      28.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667      30.141         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.439                          
 clock uncertainty                                      -0.050      30.389                          

 Setup time                                             -0.076      30.313                          

 Data required time                                                 30.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.313                          
 Data arrival time                                                   6.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  4.968
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316       3.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.968         ntclkbufg_5      
 CLMA_230_325/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_325/Q0                   tco                   0.226       5.194 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.220       5.414         u_CORES/u_debug_core_0/ram_radr [5]
 DRM_234_316/ADB0[10]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]

 Data arrival time                                                   5.414         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.673%), Route: 0.220ns(49.327%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 DRM_234_316/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.459       5.004                          
 clock uncertainty                                       0.000       5.004                          

 Hold time                                               0.079       5.083                          

 Data required time                                                  5.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.083                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  4.968
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316       3.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.968         ntclkbufg_5      
 CLMS_222_309/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_309/Q0                   tco                   0.222       5.190 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.275         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56]
 CLMS_222_309/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.275         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMS_222_309/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.495       4.968                          
 clock uncertainty                                       0.000       4.968                          

 Hold time                                              -0.035       4.933                          

 Data required time                                                  4.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.933                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  4.968
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316       3.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652       4.968         ntclkbufg_5      
 CLMA_262_300/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_262_300/Q0                   tco                   0.222       5.190 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.275         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_262_300/B4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.275         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_262_300/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.495       4.968                          
 clock uncertainty                                       0.000       4.968                          

 Hold time                                              -0.035       4.933                          

 Data required time                                                  4.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.933                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.968
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922      28.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.290      29.212 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.412      29.624         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.460      30.084 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.494      30.578         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.468      31.046 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.405      31.451         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.287      31.738 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.408      32.146         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.322      32.468 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.451      32.919         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_333/Y3                   td                    0.210      33.129 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.250      33.379         u_CORES/u_debug_core_0/u_rd_addr_gen/_N496
 CLMS_246_333/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.379         Logic Levels: 5  
                                                                                   Logic: 2.037ns(45.703%), Route: 2.420ns(54.297%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316      53.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.968         ntclkbufg_5      
 CLMS_246_333/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.968                          
 clock uncertainty                                      -0.050      54.918                          

 Setup time                                             -0.121      54.797                          

 Data required time                                                 54.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.797                          
 Data arrival time                                                  33.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.968
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922      28.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.290      29.212 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.412      29.624         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.460      30.084 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.494      30.578         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.468      31.046 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.405      31.451         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.287      31.738 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.408      32.146         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.322      32.468 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.262      32.730         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMA_246_324/Y2                   td                    0.210      32.940 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.406      33.346         u_CORES/u_debug_core_0/u_rd_addr_gen/_N491
 CLMA_250_321/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.346         Logic Levels: 5  
                                                                                   Logic: 2.037ns(46.044%), Route: 2.387ns(53.956%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316      53.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.968         ntclkbufg_5      
 CLMA_250_321/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.968                          
 clock uncertainty                                      -0.050      54.918                          

 Setup time                                             -0.123      54.795                          

 Data required time                                                 54.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.795                          
 Data arrival time                                                  33.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.968
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922      28.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.290      29.212 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.412      29.624         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.460      30.084 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.494      30.578         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.468      31.046 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.405      31.451         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.287      31.738 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.408      32.146         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.322      32.468 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.451      32.919         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_333/C1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.919         Logic Levels: 4  
                                                                                   Logic: 1.827ns(45.709%), Route: 2.170ns(54.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.316      53.316         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.316 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.652      54.968         ntclkbufg_5      
 CLMS_246_333/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.968                          
 clock uncertainty                                      -0.050      54.918                          

 Setup time                                             -0.234      54.684                          

 Data required time                                                 54.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.684                          
 Data arrival time                                                  32.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_254_301/Q1                   tco                   0.229      28.358 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=22)       0.227      28.585         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_250_305/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.585         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.219%), Route: 0.227ns(49.781%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       5.463                          
 clock uncertainty                                       0.050       5.513                          

 Hold time                                              -0.014       5.499                          

 Data required time                                                  5.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.499                          
 Data arrival time                                                  28.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_254_301/Q0                   tco                   0.222      28.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.343      28.694         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_250_305/D4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.694         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.292%), Route: 0.343ns(60.708%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.463                          
 clock uncertainty                                       0.050       5.513                          

 Hold time                                              -0.034       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                  28.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.463
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_254_301/Q1                   tco                   0.229      28.358 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=22)       0.334      28.692         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_250_305/D1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.692         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.675%), Route: 0.334ns(59.325%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.755       3.755         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.755 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.708       5.463         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.463                          
 clock uncertainty                                       0.050       5.513                          

 Hold time                                              -0.100       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                  28.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.283
  Launch Clock Delay      :  5.570
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.842      78.842         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.842 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.570         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.289      80.859 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.565      81.424         u_CORES/conf_sel [0]
 CLMS_254_309/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  81.424         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.841%), Route: 0.565ns(66.159%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.283     128.283         u_CORES/capt_o   
 CLMS_254_309/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.283                          
 clock uncertainty                                      -0.050     128.233                          

 Setup time                                             -0.617     127.616                          

 Data required time                                                127.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.616                          
 Data arrival time                                                  81.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.324
  Launch Clock Delay      :  5.570
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.842      78.842         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.842 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.570         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.289      80.859 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      81.286         u_CORES/conf_sel [0]
 CLMA_254_304/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.286         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.363%), Route: 0.427ns(59.637%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.324     128.324         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.324                          
 clock uncertainty                                      -0.050     128.274                          

 Setup time                                             -0.617     127.657                          

 Data required time                                                127.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.657                          
 Data arrival time                                                  81.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.324
  Launch Clock Delay      :  5.570
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.842      78.842         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.842 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.728      80.570         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.289      80.859 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      81.286         u_CORES/conf_sel [0]
 CLMA_254_304/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.286         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.363%), Route: 0.427ns(59.637%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.324     128.324         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.324                          
 clock uncertainty                                      -0.050     128.274                          

 Setup time                                             -0.617     127.657                          

 Data required time                                                127.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.657                          
 Data arrival time                                                  81.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  5.141
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474     128.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.141         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q2                   tco                   0.224     130.365 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.274     130.639         u_CORES/id_o [0] 
 CLMA_254_304/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.639         Logic Levels: 0  
                                                                                   Logic: 0.224ns(44.980%), Route: 0.274ns(55.020%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922     128.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                              -0.024     128.948                          

 Data required time                                                128.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.948                          
 Data arrival time                                                 130.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  5.141
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474     128.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.141         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q0                   tco                   0.222     130.363 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.276     130.639         u_CORES/id_o [4] 
 CLMA_254_304/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.639         Logic Levels: 0  
                                                                                   Logic: 0.222ns(44.578%), Route: 0.276ns(55.422%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922     128.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                              -0.024     128.948                          

 Data required time                                                128.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.948                          
 Data arrival time                                                 130.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  5.141
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.474     128.474         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.474 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.667     130.141         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q1                   tco                   0.224     130.365 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.275     130.640         u_CORES/id_o [2] 
 CLMA_254_304/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(44.890%), Route: 0.275ns(55.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.922     128.922         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                              -0.024     128.948                          

 Data required time                                                128.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.948                          
 Data arrival time                                                 130.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      3.462       4.916         nt_sys_clk       
 CLMS_118_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_118_325/Q1                   tco                   0.291       5.207 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=11)       0.413       5.620         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_122_333/Y1                   td                    0.290       5.910 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.710       6.620         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMS_130_321/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS

 Data arrival time                                                   6.620         Logic Levels: 1  
                                                                                   Logic: 0.581ns(34.096%), Route: 1.123ns(65.904%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.718      23.921         nt_sys_clk       
 CLMS_130_321/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.251      24.172                          
 clock uncertainty                                      -0.050      24.122                          

 Recovery time                                          -0.617      23.505                          

 Data required time                                                 23.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.505                          
 Data arrival time                                                   6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.885                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      3.462       4.916         nt_sys_clk       
 CLMS_118_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_118_325/Q1                   tco                   0.291       5.207 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=11)       0.413       5.620         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_122_333/Y1                   td                    0.290       5.910 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.710       6.620         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMS_130_321/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.620         Logic Levels: 1  
                                                                                   Logic: 0.581ns(34.096%), Route: 1.123ns(65.904%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.718      23.921         nt_sys_clk       
 CLMS_130_321/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.251      24.172                          
 clock uncertainty                                      -0.050      24.122                          

 Recovery time                                          -0.617      23.505                          

 Data required time                                                 23.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.505                          
 Data arrival time                                                   6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  3.604
  Clock Pessimism Removal :  0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.150       3.604         nt_sys_clk       
 CLMA_210_276/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_276/Q0                   tco                   0.287       3.891 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=152)      1.631       5.522         u_CORES/u_debug_core_0/resetn
 CLMS_270_321/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.964%), Route: 1.631ns(85.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.710      22.913         nt_sys_clk       
 CLMS_270_321/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.356      23.269                          
 clock uncertainty                                      -0.050      23.219                          

 Recovery time                                          -0.617      22.602                          

 Data required time                                                 22.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.602                          
 Data arrival time                                                   5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.214
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.839       3.042         nt_sys_clk       
 CLMA_210_276/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_276/Q0                   tco                   0.226       3.268 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=152)      0.835       4.103         u_CORES/u_debug_core_0/resetn
 CLMS_198_329/RSCO                 td                    0.115       4.218 f       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.218         ntR1266          
 CLMS_198_333/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.218         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.997%), Route: 0.835ns(71.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.760       4.214         nt_sys_clk       
 CLMS_198_333/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.963                          
 clock uncertainty                                       0.000       3.963                          

 Removal time                                            0.000       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.214
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.839       3.042         nt_sys_clk       
 CLMA_210_276/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_276/Q0                   tco                   0.226       3.268 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=152)      0.835       4.103         u_CORES/u_debug_core_0/resetn
 CLMS_198_329/RSCO                 td                    0.115       4.218 f       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.218         ntR1266          
 CLMS_198_333/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.218         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.997%), Route: 0.835ns(71.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.760       4.214         nt_sys_clk       
 CLMS_198_333/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.963                          
 clock uncertainty                                       0.000       3.963                          

 Removal time                                            0.000       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.921  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.214
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.839       3.042         nt_sys_clk       
 CLMA_210_276/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_276/Q0                   tco                   0.226       3.268 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=152)      0.835       4.103         u_CORES/u_debug_core_0/resetn
 CLMS_198_329/RSCO                 td                    0.115       4.218 f       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.218         ntR1266          
 CLMS_198_333/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.218         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.997%), Route: 0.835ns(71.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.760       4.214         nt_sys_clk       
 CLMS_198_333/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.963                          
 clock uncertainty                                       0.000       3.963                          

 Removal time                                            0.000       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      2.794      14.035         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_208/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/RS

 Data arrival time                                                  14.035         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.315%), Route: 2.794ns(90.685%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMA_186_208/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[88]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.898                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[152]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      2.794      14.035         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_208/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[152]/opit_0_inv/RS

 Data arrival time                                                  14.035         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.315%), Route: 2.794ns(90.685%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMA_186_208/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[152]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.898                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[185]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      2.794      14.035         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_186_208/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[185]/opit_0_inv/RS

 Data arrival time                                                  14.035         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.315%), Route: 2.794ns(90.685%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      20.386         ntclkbufg_1      
 CLMA_186_208/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[185]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.898                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_90_217/CLK                                                           r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_90_217/Q0                    tco                   0.222      10.608 f       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.366      10.974         frame_read_write_m4/read_fifo_aclr
 CLMA_78_216/RSCO                  td                    0.115      11.089 f       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.089         ntR722           
 CLMA_78_220/RSCI                                                          f       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.089         Logic Levels: 1  
                                                                                   Logic: 0.337ns(47.937%), Route: 0.366ns(52.063%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_78_220/CLK                                                           r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_90_217/CLK                                                           r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_90_217/Q0                    tco                   0.222      10.608 f       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.366      10.974         frame_read_write_m4/read_fifo_aclr
 CLMA_78_216/RSCO                  td                    0.115      11.089 f       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.089         ntR722           
 CLMA_78_220/RSCI                                                          f       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.089         Logic Levels: 1  
                                                                                   Logic: 0.337ns(47.937%), Route: 0.366ns(52.063%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_78_220/CLK                                                           r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMA_14_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_184/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=8)        0.310      10.920         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_14_181/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.920         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.948%), Route: 0.310ns(58.052%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_14_181/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                           -0.220      10.395                          

 Data required time                                                 10.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.395                          
 Data arrival time                                                  10.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMS_246_53/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_246_53/Q3                    tco                   0.288       5.249 r       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.445       5.694         rstn_1ms[4]      
 CLMA_246_60/Y3                    td                    0.459       6.153 r       N768_11/gateop_perm/Z
                                   net (fanout=2)        0.549       6.702         _N90455          
 CLMA_246_60/Y0                    td                    0.493       7.195 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.371       7.566         ms72xx_ctl_inst1/N0_rnmt
 CLMA_246_56/RS                                                            f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.566         Logic Levels: 2  
                                                                                   Logic: 1.240ns(47.601%), Route: 1.365ns(52.399%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531     104.617         ntclkbufg_4      
 CLMA_246_56/CLK                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Recovery time                                          -0.617     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                   7.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.599                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       4.617         ntclkbufg_4      
 CLMA_246_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_52/Q0                    tco                   0.222       4.839 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.240       5.079         rstn_1ms[0]      
 CLMA_246_60/Y0                    td                    0.204       5.283 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.309       5.592         ms72xx_ctl_inst1/N0_rnmt
 CLMA_246_56/RS                                                            f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.592         Logic Levels: 1  
                                                                                   Logic: 0.426ns(43.692%), Route: 0.549ns(56.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       4.961         ntclkbufg_4      
 CLMA_246_56/CLK                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.287     221.241 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.360     222.601         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.601         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.426%), Route: 1.360ns(82.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.429                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.287     221.241 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.360     222.601         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.601         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.426%), Route: 1.360ns(82.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.429                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     211.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     211.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     213.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     213.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     215.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     215.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     216.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     217.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     217.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     217.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     219.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     219.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585     220.954         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.287     221.241 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.360     222.601         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                 222.601         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.426%), Route: 1.360ns(82.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     211.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     211.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     211.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     212.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096     212.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     213.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     213.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.531     214.693         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     214.939                          
 clock uncertainty                                      -0.150     214.789                          

 Recovery time                                          -0.617     214.172                          

 Data required time                                                214.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.172                          
 Data arrival time                                                 222.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.429                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMS_78_197/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_78_197/Q0                    tco                   0.222      10.608 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.377      10.985         frame_read_write_m3/read_fifo_aclr
 CLMA_78_176/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.985         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.062%), Route: 0.377ns(62.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  10.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.346                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMS_78_197/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_78_197/Q0                    tco                   0.222      10.608 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.377      10.985         frame_read_write_m3/read_fifo_aclr
 CLMA_78_176/RS                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.985         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.062%), Route: 0.377ns(62.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  10.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.346                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.531      10.386         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.228      10.614 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       0.465      11.079         frame_read_write_m2/read_fifo_aclr
 CLMS_102_161/RS                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.079         Logic Levels: 0  
                                                                                   Logic: 0.228ns(32.900%), Route: 0.465ns(67.100%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.585       4.955         ntclkbufg_3      
 CLMS_102_161/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.226       4.633                          

 Data required time                                                  4.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.633                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.446                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.289       5.367 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.120       5.487         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.468       5.955 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       1.076       7.031         video_packet_send_m0/N5
 CLMS_174_285/RSCO                 td                    0.147       7.178 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.178         ntR1118          
 CLMS_174_289/RSCO                 td                    0.147       7.325 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.325         ntR1117          
 CLMS_174_293/RSCO                 td                    0.147       7.472 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.472         ntR1116          
 CLMS_174_297/RSCO                 td                    0.147       7.619 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.619         ntR1115          
 CLMS_174_301/RSCO                 td                    0.147       7.766 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.766         ntR1114          
 CLMS_174_305/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   7.766         Logic Levels: 6  
                                                                                   Logic: 1.492ns(55.506%), Route: 1.196ns(44.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.308      13.122                          
 clock uncertainty                                      -0.150      12.972                          

 Recovery time                                           0.000      12.972                          

 Data required time                                                 12.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.972                          
 Data arrival time                                                   7.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.206                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.289       5.367 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.120       5.487         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.468       5.955 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       1.076       7.031         video_packet_send_m0/N5
 CLMS_174_285/RSCO                 td                    0.147       7.178 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.178         ntR1118          
 CLMS_174_289/RSCO                 td                    0.147       7.325 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.325         ntR1117          
 CLMS_174_293/RSCO                 td                    0.147       7.472 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.472         ntR1116          
 CLMS_174_297/RSCO                 td                    0.147       7.619 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.619         ntR1115          
 CLMS_174_301/RSCO                 td                    0.147       7.766 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.766         ntR1114          
 CLMS_174_305/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS

 Data arrival time                                                   7.766         Logic Levels: 6  
                                                                                   Logic: 1.492ns(55.506%), Route: 1.196ns(44.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
 clock pessimism                                         0.308      13.122                          
 clock uncertainty                                      -0.150      12.972                          

 Recovery time                                           0.000      12.972                          

 Data required time                                                 12.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.972                          
 Data arrival time                                                   7.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.206                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.289       5.367 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.120       5.487         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.468       5.955 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       1.083       7.038         video_packet_send_m0/N5
 CLMA_182_284/RS                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.038         Logic Levels: 1  
                                                                                   Logic: 0.757ns(38.622%), Route: 1.203ns(61.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       9.201 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.201         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       9.249 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      10.007         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096      10.103 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      11.162         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      11.162 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652      12.814         ntclkbufg_3      
 CLMA_182_284/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      13.122                          
 clock uncertainty                                      -0.150      12.972                          

 Recovery time                                          -0.617      12.355                          

 Data required time                                                 12.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.355                          
 Data arrival time                                                   7.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.317                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.194       5.152         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.156       5.308 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.482       5.790         video_packet_send_m0/N5
 DRM_178_316/RSTA[0]                                                       f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.790         Logic Levels: 1  
                                                                                   Logic: 0.380ns(35.985%), Route: 0.676ns(64.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Removal time                                           -0.046       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.194       5.152         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.156       5.308 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.515       5.823         video_packet_send_m0/N5
 CLMS_166_289/RS                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                   5.823         Logic Levels: 1  
                                                                                   Logic: 0.380ns(34.894%), Route: 0.709ns(65.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_166_289/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Removal time                                           -0.220       4.543                          

 Data required time                                                  4.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.543                          
 Data arrival time                                                   5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.280                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N70             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.652       4.734         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.224       4.958 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.194       5.152         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.162       5.314 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.520       5.834         video_packet_send_m0/N5
 CLMS_166_289/RSCO                 td                    0.105       5.939 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.939         ntR1306          
 CLMS_166_293/RSCO                 td                    0.105       6.044 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.044         ntR1305          
 CLMS_166_297/RSCI                                                         r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   6.044         Logic Levels: 3  
                                                                                   Logic: 0.596ns(45.496%), Route: 0.714ns(54.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N70             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.708       5.078         ntclkbufg_3      
 CLMS_166_297/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Removal time                                            0.000       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                   6.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.281                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMA_22_144/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_144/Q3                    tco                   0.288      11.242 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.493      11.735         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_38_148/Y3                    td                    0.465      12.200 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.229      14.429         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.568 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.568         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.471 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.567         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.567         Logic Levels: 3  
                                                                                   Logic: 4.795ns(62.984%), Route: 2.818ns(37.016%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_46_161/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_46_161/Q0                    tco                   0.287      11.241 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.665      12.906         nt_heart_beat_led
 IOL_7_258/DO                      td                    0.139      13.045 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.045         heart_beat_led_obuf/ntO
 IOBS_LR_0_257/PAD                 td                    3.995      17.040 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.081      17.121         heart_beat_led   
 H1                                                                        f       heart_beat_led (port)

 Data arrival time                                                  17.121         Logic Levels: 2  
                                                                                   Logic: 4.421ns(71.688%), Route: 1.746ns(28.312%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     1.585      10.954         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_70_173/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        1.357      12.598         nt_ddr_init_done 
 IOL_7_213/DO                      td                    0.139      12.737 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.737         ddr_init_done_obuf/ntO
 IOBS_LR_0_212/PAD                 td                    3.995      16.732 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.056      16.788         ddr_init_done    
 M5                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.788         Logic Levels: 2  
                                                                                   Logic: 4.421ns(75.780%), Route: 1.413ns(24.220%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.304       1.380         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_261/Y3                    td                    0.156       1.536 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.085       1.621         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93370
 CLMA_10_260/B0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.621         Logic Levels: 3  
                                                                                   Logic: 1.169ns(72.116%), Route: 0.452ns(27.884%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.100       0.100         nt_mem_dq[15]    
 IOBS_LR_0_209/DIN                 td                    0.552       0.652 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.652         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_210/RX_DATA_DD              td                    0.461       1.113 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.304       1.417         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_10_208/Y3                    td                    0.194       1.611 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.215       1.826         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N91915
 CLMA_10_204/C3                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.826         Logic Levels: 3  
                                                                                   Logic: 1.207ns(66.101%), Route: 0.619ns(33.899%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[4] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       ad_data_in[4] (port)
                                   net (fanout=1)        0.077       0.077         ad_data_in[4]    
 IOBS_TB_168_0/DIN                 td                    1.047       1.124 r       ad_data_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.124         ad_data_in_ibuf[4]/ntD
 IOL_171_5/RX_DATA_DD              td                    0.082       1.206 r       ad_data_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.747       1.953         nt_ad_data_in[4] 
 CLMA_170_48/M3                                                            r       ad9280_sample_m0/adc_data_d0[4]/opit_0_inv/D

 Data arrival time                                                   1.953         Logic Levels: 2  
                                                                                   Logic: 1.129ns(57.808%), Route: 0.824ns(42.192%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.380       10.000          0.620           High Pulse Width  CLMS_94_185/CLK         I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_68/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_68/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_68/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_3_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_82_232/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_82_232/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_54_148/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width  CLMS_170_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           Low Pulse Width   CLMS_170_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           High Pulse Width  CLMS_170_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width  DRM_142_316/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_142_316/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           High Pulse Width  DRM_142_44/CLKB[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.142       4.040           0.898           High Pulse Width  DRM_82_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.142       4.040           0.898           Low Pulse Width   DRM_82_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.142       4.040           0.898           Low Pulse Width   DRM_82_88/CLKB[0]       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width  DRM_178_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_142_44/CLKA[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.388      14.286          0.898           Low Pulse Width   DRM_178_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_234_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_234_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.380      25.000          0.620           Low Pulse Width   CLMS_214_329/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_254_309/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_254_309/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_254_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.666       5.256         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.407 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.260       6.667         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.226       6.893 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.380       7.273         _N16345          
                                   td                    0.365       7.638 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.638         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11510
 CLMA_30_200/COUT                  td                    0.044       7.682 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.682         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11512
                                   td                    0.044       7.726 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.726         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11514
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.726         Logic Levels: 3  
                                                                                   Logic: 1.053ns(24.157%), Route: 3.306ns(75.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_30_204/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.444                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.666       5.256         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.407 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.260       6.667         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.226       6.893 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.380       7.273         _N16345          
                                   td                    0.365       7.638 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.638         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11510
 CLMA_30_200/COUT                  td                    0.044       7.682 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.682         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11512
 CLMA_30_204/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.682         Logic Levels: 3  
                                                                                   Logic: 1.009ns(23.384%), Route: 3.306ns(76.616%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_30_204/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.484                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_200/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.666       5.256         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.151       5.407 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.260       6.667         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_22_201/Y0                    td                    0.226       6.893 f       _N16345_inv/gateop_perm/Z
                                   net (fanout=8)        0.380       7.273         _N16345          
                                   td                    0.353       7.626 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.626         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N11510
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.626         Logic Levels: 2  
                                                                                   Logic: 0.953ns(22.376%), Route: 3.306ns(77.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_30_200/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.736
  Launch Clock Delay      :  2.009
  Clock Pessimism Removal :  -0.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.134       2.009         nt_sys_clk       
 CLMA_222_304/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK

 CLMA_222_304/Q0                   tco                   0.179       2.188 f       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/Q
                                   net (fanout=2)        0.171       2.359         u_CORES/u_debug_core_0/TRIG0_ff[1] [13]
 CLMS_222_317/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.359         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.143%), Route: 0.171ns(48.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.705       2.736         nt_sys_clk       
 CLMS_222_317/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.199       2.537                          
 clock uncertainty                                       0.000       2.537                          

 Hold time                                              -0.029       2.508                          

 Data required time                                                  2.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.508                          
 Data arrival time                                                   2.359                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  1.984
  Clock Pessimism Removal :  -0.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.109       1.984         nt_sys_clk       
 CLMS_266_329/CLK                                                          r       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_329/Q0                   tco                   0.179       2.163 f       u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.263       2.426         u_CORES/u_debug_core_0/status [0]
 CLMA_254_328/C4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.426         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.498%), Route: 0.263ns(59.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.658       2.689         nt_sys_clk       
 CLMA_254_328/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.199       2.490                          
 clock uncertainty                                       0.000       2.490                          

 Hold time                                              -0.028       2.462                          

 Data required time                                                  2.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.462                          
 Data arrival time                                                   2.426                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.136
  Clock Pessimism Removal :  -0.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.261       2.136         nt_sys_clk       
 CLMA_222_324/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_324/Q0                   tco                   0.182       2.318 r       u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.236       2.554         u_CORES/u_debug_core_0/data_pipe[4] [10]
 CLMS_222_337/AD                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/D

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.541%), Route: 0.236ns(56.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.690       2.721         nt_sys_clk       
 CLMS_222_337/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK
 clock pessimism                                        -0.199       2.522                          
 clock uncertainty                                       0.000       2.522                          

 Hold time                                               0.034       2.556                          

 Data required time                                                  2.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.556                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_30_133/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_133/Q3                    tco                   0.220       6.956 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       7.374         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y1                    td                    0.360       7.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.261       7.995         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.363 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.363         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_160/Y2                    td                    0.202       8.565 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=4)        0.468       9.033         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_164/COUT                  td                    0.387       9.420 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.420         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11520
 CLMA_30_168/Y0                    td                    0.206       9.626 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.259       9.885         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_34_169/Y3                    td                    0.358      10.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.874      11.117         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19592
 CLMA_22_232/Y6AB                  td                    0.101      11.218 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.154      11.372         ntR4124          
 CLMS_22_233/Y2                    td                    0.150      11.522 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.371      11.893         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19722
 CLMA_30_228/B1                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.893         Logic Levels: 7  
                                                                                   Logic: 2.352ns(45.608%), Route: 2.805ns(54.392%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.170      16.201                          

 Data required time                                                 16.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.201                          
 Data arrival time                                                  11.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.308                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_30_133/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_133/Q3                    tco                   0.220       6.956 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       7.374         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y1                    td                    0.360       7.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.261       7.995         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.363 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.363         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_160/Y2                    td                    0.202       8.565 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=4)        0.468       9.033         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_164/COUT                  td                    0.387       9.420 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.420         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11520
 CLMA_30_168/Y0                    td                    0.206       9.626 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.259       9.885         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_34_173/Y2                    td                    0.264      10.149 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.099      11.248         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19661
 CLMS_18_229/Y2                    td                    0.381      11.629 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/gateop/F
                                   net (fanout=1)        0.254      11.883         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19725
 CLMS_22_233/B0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.883         Logic Levels: 6  
                                                                                   Logic: 2.388ns(46.396%), Route: 2.759ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMS_22_233/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.149      16.218                          

 Data required time                                                 16.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.218                          
 Data arrival time                                                  11.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.335                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_30_133/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_133/Q3                    tco                   0.220       6.956 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.418       7.374         I_ips_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y1                    td                    0.360       7.734 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.261       7.995         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.363 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.363         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_160/Y2                    td                    0.202       8.565 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=4)        0.468       9.033         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_164/COUT                  td                    0.387       9.420 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.420         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N11520
 CLMA_30_168/Y0                    td                    0.206       9.626 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.259       9.885         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_34_173/Y2                    td                    0.264      10.149 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.906      11.055         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19661
 CLMS_22_225/Y2                    td                    0.381      11.436 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[14]/gateop/F
                                   net (fanout=1)        0.300      11.736         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19724
 CLMA_30_228/B2                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.736         Logic Levels: 6  
                                                                                   Logic: 2.388ns(47.760%), Route: 2.612ns(52.240%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.286      16.085                          

 Data required time                                                 16.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.085                          
 Data arrival time                                                  11.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.349                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK

 CLMA_58_137/Q1                    tco                   0.180       6.567 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.152       6.719         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [25]
 CLMS_62_137/AD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.217%), Route: 0.152ns(45.783%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_62_137/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.180                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_180/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.163       6.729         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_62_177/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0

 Data arrival time                                                   6.729         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_62_177/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_70_180/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_180/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.163       6.729         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_66_181/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                   6.729         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_66_181/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMA_110_152/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_110_152/Q1                   tco                   0.223     803.232 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.180     803.412         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_110_148/M0                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 803.412         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.335%), Route: 0.180ns(44.665%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895     806.387         ntclkbufg_1      
 CLMA_110_148/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                             -0.068     806.121                          

 Data required time                                                806.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.121                          
 Data arrival time                                                 803.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.709                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_78_176/Q1                    tco                   0.223     803.232 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.165     803.397         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_78_177/M1                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 803.397         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.474%), Route: 0.165ns(42.526%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895     806.387         ntclkbufg_1      
 CLMS_78_177/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                             -0.068     806.121                          

 Data required time                                                806.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.121                          
 Data arrival time                                                 803.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.724                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 P20                                                     0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.074     799.994         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     800.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.855         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     800.913 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     801.391         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079     801.470 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     802.084         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     802.084 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925     803.009         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_74_184/Q2                    tco                   0.223     803.232 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.182     803.414         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMA_74_192/CD                                                            f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 803.414         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.062%), Route: 0.182ns(44.938%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 P20                                                     0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     800.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     800.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     800.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     802.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     802.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     803.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     803.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     804.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     804.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     804.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     804.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     805.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     805.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895     806.387         ntclkbufg_1      
 CLMA_74_192/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.152     806.539                          
 clock uncertainty                                      -0.350     806.189                          

 Setup time                                              0.024     806.213                          

 Data required time                                                806.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.213                          
 Data arrival time                                                 803.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.799                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_42_220/Q3                    tco                   0.178    1013.060 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    1013.118         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_42_221/AD                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                1013.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925    1016.736         ntclkbufg_1      
 CLMS_42_221/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_46_224/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_46_224/Q3                    tco                   0.178    1013.060 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    1013.118         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_46_225/AD                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                1013.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925    1016.736         ntclkbufg_1      
 CLMS_46_225/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1010.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1010.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1011.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074    1011.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1011.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    1011.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895    1012.882         ntclkbufg_3      
 CLMA_114_148/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_114_148/Q3                   tco                   0.178    1013.060 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    1013.118         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_114_149/AD                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1013.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 P20                                                     0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1010.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1010.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1010.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1010.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    1012.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000    1012.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    1013.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    1013.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    1014.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    1014.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000    1014.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1014.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1015.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000    1015.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925    1016.736         ntclkbufg_1      
 CLMS_114_149/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152    1016.584                          
 clock uncertainty                                       0.350    1016.934                          

 Hold time                                               0.040    1016.974                          

 Data required time                                               1016.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1016.974                          
 Data arrival time                                                1013.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMS_242_101/CLK                                                          r       ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_242_101/Q1                   tco                   0.223       3.316 f       ms72xx_ctl_inst1/ms7210_ctl_inst/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.795       4.111         ms72xx_ctl_inst1/init_over_rx
 CLMA_226_68/Y2                    td                    0.379       4.490 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N2/gateop_perm/Z
                                   net (fanout=20)       0.331       4.821         ms72xx_ctl_inst1/ms7200_ctl_inst/busy_falling
 CLMS_246_73/Y0                    td                    0.380       5.201 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1781_1/gateop_perm/Z
                                   net (fanout=2)        0.405       5.606         ms72xx_ctl_inst1/ms7200_ctl_inst/N1873
 CLMA_226_72/Y1                    td                    0.360       5.966 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_or[9]_1/gateop_perm/Z
                                   net (fanout=5)        0.171       6.137         ms72xx_ctl_inst1/ms7200_ctl_inst/_N83962
 CLMA_230_73/Y3                    td                    0.360       6.497 f       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.367       6.864         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [4]
 CLMA_242_68/Y2                    td                    0.376       7.240 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/gateop_perm/Z
                                   net (fanout=1)        0.075       7.315         ms72xx_ctl_inst1/ms7200_ctl_inst/N1797
 CLMS_242_69/A4                                                            r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.315         Logic Levels: 5  
                                                                                   Logic: 2.078ns(49.218%), Route: 2.144ns(50.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895     102.886         ntclkbufg_4      
 CLMS_242_69/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Setup time                                             -0.093     102.835                          

 Data required time                                                102.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.835                          
 Data arrival time                                                   7.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.520                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMS_226_61/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMS_226_61/Y2                    tco                   0.283       3.376 f       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.270       3.646         ms72xx_ctl_inst1/data_out [0]
 CLMA_230_69/Y2                    td                    0.381       4.027 f       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.385       4.412         ms72xx_ctl_inst1/iic_dri/_N90490
 CLMA_242_60/Y3                    td                    0.151       4.563 f       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.484       5.047         ms72xx_ctl_inst1/_N84286
 CLMA_226_72/Y2                    td                    0.162       5.209 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.149       5.358         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90492
 CLMA_226_72/Y3                    td                    0.151       5.509 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.261       5.770         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_230_73/Y2                    td                    0.162       5.932 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.379       6.311         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMA_246_68/Y0                    td                    0.226       6.537 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.790         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMA_242_68/CE                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.790         Logic Levels: 6  
                                                                                   Logic: 1.516ns(41.006%), Route: 2.181ns(58.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895     102.886         ntclkbufg_4      
 CLMA_242_68/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.658                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMS_226_61/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/CLK

 CLMS_226_61/Y2                    tco                   0.283       3.376 f       ms72xx_ctl_inst1/iic_dri/data_out[0]/opit_0/Q
                                   net (fanout=2)        0.270       3.646         ms72xx_ctl_inst1/data_out [0]
 CLMA_230_69/Y2                    td                    0.381       4.027 f       ms72xx_ctl_inst1/iic_dri/N461_19/gateop_perm/Z
                                   net (fanout=1)        0.385       4.412         ms72xx_ctl_inst1/iic_dri/_N90490
 CLMA_242_60/Y3                    td                    0.151       4.563 f       ms72xx_ctl_inst1/iic_dri/N461_20/gateop_perm/Z
                                   net (fanout=2)        0.484       5.047         ms72xx_ctl_inst1/_N84286
 CLMA_226_72/Y2                    td                    0.162       5.209 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/gateop_perm/Z
                                   net (fanout=1)        0.149       5.358         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90492
 CLMA_226_72/Y3                    td                    0.151       5.509 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.261       5.770         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_230_73/Y2                    td                    0.162       5.932 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.379       6.311         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
 CLMA_246_68/Y0                    td                    0.226       6.537 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.790         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
 CLMA_242_68/CE                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.790         Logic Levels: 6  
                                                                                   Logic: 1.516ns(41.006%), Route: 2.181ns(58.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895     102.886         ntclkbufg_4      
 CLMA_242_68/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.658                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       2.886         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_226_96/Q3                    tco                   0.182       3.068 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.286         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [3]
 DRM_234_88/ADA0[8]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.286         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 DRM_234_88/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       2.886         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_226_96/Q1                    tco                   0.184       3.070 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       3.287         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [1]
 DRM_234_88/ADA0[6]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.287         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.885%), Route: 0.217ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 DRM_234_88/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       2.886         ntclkbufg_4      
 CLMA_226_96/CLK                                                           r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_226_96/Q2                    tco                   0.183       3.069 r       ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.165       3.234         ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_index [2]
 DRM_234_88/ADB0[7]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.234         Logic Levels: 0  
                                                                                   Logic: 0.183ns(52.586%), Route: 0.165ns(47.414%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 DRM_234_88/CLKB[0]                                                        r       ms72xx_ctl_inst1/ms7210_ctl_inst/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.107       3.012                          

 Data required time                                                  3.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.012                          
 Data arrival time                                                   3.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.037       3.482         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.220       3.702 f       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.669       4.371         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.151       4.522 f       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.543       5.065         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.368       5.433 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.433         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.106       5.539 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.536       6.075         _N57             
 CLMS_174_277/Y0                   td                    0.150       6.225 f       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.381       6.606         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.974 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.974         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.044       7.018 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.018         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.044       7.062 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.062         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.202       7.264 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.592       7.856         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.397       8.253 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.253         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
 CLMS_170_273/Y1                   td                    0.366       8.619 f       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.579       9.198         u_hdmi_data_in_4/image_contrast_inst/_N22277
 CLMA_182_268/CD                                                           f       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.198         Logic Levels: 7  
                                                                                   Logic: 2.416ns(42.267%), Route: 3.300ns(57.733%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.005    1003.278         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.185    1003.463                          
 clock uncertainty                                      -0.050    1003.413                          

 Setup time                                             -0.146    1003.267                          

 Data required time                                               1003.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.267                          
 Data arrival time                                                   9.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.037       3.482         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.220       3.702 f       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.669       4.371         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.151       4.522 f       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.543       5.065         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.368       5.433 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.433         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.106       5.539 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.536       6.075         _N57             
 CLMS_174_277/Y0                   td                    0.150       6.225 f       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.381       6.606         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.974 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.974         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.044       7.018 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.018         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.044       7.062 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.062         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.202       7.264 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.592       7.856         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.397       8.253 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.253         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
 CLMS_170_273/Y0                   td                    0.206       8.459 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.413       8.872         u_hdmi_data_in_4/image_contrast_inst/_N22276
 CLMA_182_268/DD                                                           r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.872         Logic Levels: 7  
                                                                                   Logic: 2.256ns(41.855%), Route: 3.134ns(58.145%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.005    1003.278         ntclkbufg_2      
 CLMA_182_268/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.185    1003.463                          
 clock uncertainty                                      -0.050    1003.413                          

 Setup time                                             -0.127    1003.286                          

 Data required time                                               1003.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.286                          
 Data arrival time                                                   8.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_3_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.037       3.482         ntclkbufg_2      
 CLMS_174_261/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_174_261/Q3                   tco                   0.220       3.702 f       u_hdmi_data_in_4/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.669       4.371         u_hdmi_data_in_4/brightness_de
 CLMA_210_253/Y3                   td                    0.151       4.522 f       u_hdmi_data_in_4/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.543       5.065         u_hdmi_data_in_4/brightness_data [9]
                                   td                    0.368       5.433 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.433         u_hdmi_data_in_4/image_contrast_inst/N171.co [2]
 CLMA_186_252/Y3                   td                    0.106       5.539 f       u_hdmi_data_in_4/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.536       6.075         _N57             
 CLMS_174_277/Y0                   td                    0.150       6.225 f       u_hdmi_data_in_4/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.381       6.606         u_hdmi_data_in_4/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.974 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.974         u_hdmi_data_in_4/image_contrast_inst/_N14580
 CLMS_174_265/COUT                 td                    0.044       7.018 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.018         u_hdmi_data_in_4/image_contrast_inst/_N14582
                                   td                    0.044       7.062 r       u_hdmi_data_in_4/image_contrast_inst/N193_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.062         u_hdmi_data_in_4/image_contrast_inst/_N14584
 CLMS_174_269/Y2                   td                    0.202       7.264 f       u_hdmi_data_in_4/image_contrast_inst/N193_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.592       7.856         u_hdmi_data_in_4/image_contrast_inst/_N22266
 CLMS_170_269/COUT                 td                    0.397       8.253 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.253         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [3]
                                   td                    0.044       8.297 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.297         u_hdmi_data_in_4/image_contrast_inst/N155_1.co [5]
 CLMS_170_273/Y2                   td                    0.209       8.506 r       u_hdmi_data_in_4/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.162       8.668         u_hdmi_data_in_4/image_contrast_inst/_N22278
 CLMS_174_273/C4                                                           r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.668         Logic Levels: 7  
                                                                                   Logic: 2.303ns(44.408%), Route: 2.883ns(55.592%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000    1002.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.005    1003.278         ntclkbufg_2      
 CLMS_174_273/CLK                                                          r       u_hdmi_data_in_4/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.189    1003.467                          
 clock uncertainty                                      -0.050    1003.417                          

 Setup time                                             -0.094    1003.323                          

 Data required time                                               1003.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.323                          
 Data arrival time                                                   8.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.005       3.278         ntclkbufg_2      
 CLMS_202_253/CLK                                                          r       u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/CLK

 CLMS_202_253/Q2                   tco                   0.180       3.458 f       u_hdmi_data_in_4/u_video_scale_down/vout_dat[11]/opit_0_inv/Q
                                   net (fanout=3)        0.061       3.519         u_hdmi_data_in_4/vout_dat [11]
 CLMA_202_252/CD                                                           f       u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/D

 Data arrival time                                                   3.519         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.037       3.482         ntclkbufg_2      
 CLMA_202_252/CLK                                                          r       u_hdmi_data_in_4/image_brightness_inst/data_r[11]/opit_0_inv/CLK
 clock pessimism                                        -0.189       3.293                          
 clock uncertainty                                       0.000       3.293                          

 Hold time                                               0.040       3.333                          

 Data required time                                                  3.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.333                          
 Data arrival time                                                   3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.370
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      0.895       3.168         ntclkbufg_2      
 CLMA_170_172/CLK                                                          r       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_170_172/Q2                   tco                   0.180       3.348 f       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.058       3.406         frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_170_172/CD                                                           f       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      0.925       3.370         ntclkbufg_2      
 CLMA_170_172/CLK                                                          r       frame_read_write_m2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.201       3.169                          
 clock uncertainty                                       0.000       3.169                          

 Hold time                                               0.040       3.209                          

 Data required time                                                  3.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.209                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/D
Path Group  : top|pixclk_3_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.273 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.005       3.278         ntclkbufg_2      
 CLMA_214_260/CLK                                                          r       u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/CLK

 CLMA_214_260/Q0                   tco                   0.179       3.457 f       u_hdmi_data_in_2/u_video_scale_down/vout_dat[14]/opit_0_inv/Q
                                   net (fanout=3)        0.137       3.594         u_hdmi_data_in_2/vout_dat [14]
 CLMS_214_261/CD                                                           f       u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/D

 Data arrival time                                                   3.594         Logic Levels: 0  
                                                                                   Logic: 0.179ns(56.646%), Route: 0.137ns(43.354%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.077       0.077         pixclk_3_in      
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_3_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_3_in_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_3_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N72             
 USCM_84_109/CLK_USCM              td                    0.000       2.445 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=822)      1.037       3.482         ntclkbufg_2      
 CLMS_214_261/CLK                                                          r       u_hdmi_data_in_2/image_brightness_inst/data_r[14]/opit_0_inv/CLK
 clock pessimism                                        -0.189       3.293                          
 clock uncertainty                                       0.000       3.293                          

 Hold time                                               0.040       3.333                          

 Data required time                                                  3.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.333                          
 Data arrival time                                                   3.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_258_340/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_258_352/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.546       8.510         N677[19]         
 CLMS_254_325/COUT                 td                    0.268       8.778 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.778         _N11162          
                                   td                    0.044       8.822 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.822         _N11164          
 CLMS_254_329/COUT                 td                    0.044       8.866 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.866         _N11166          
                                   td                    0.044       8.910 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.910         _N11168          
 CLMS_254_333/COUT                 td                    0.044       8.954 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.954         _N11170          
                                   td                    0.044       8.998 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.998         _N11172          
 CLMS_254_337/COUT                 td                    0.044       9.042 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.042         _N11174          
 CLMS_254_341/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   9.042         Logic Levels: 6  
                                                                                   Logic: 5.285ns(90.636%), Route: 0.546ns(9.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMS_254_341/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   9.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.560                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_258_340/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_258_352/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.546       8.510         N677[19]         
 CLMS_254_325/COUT                 td                    0.268       8.778 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.778         _N11162          
                                   td                    0.044       8.822 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.822         _N11164          
 CLMS_254_329/COUT                 td                    0.044       8.866 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.866         _N11166          
                                   td                    0.044       8.910 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.910         _N11168          
 CLMS_254_333/COUT                 td                    0.044       8.954 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.954         _N11170          
                                   td                    0.044       8.998 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.998         _N11172          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.998         Logic Levels: 5  
                                                                                   Logic: 5.241ns(90.565%), Route: 0.546ns(9.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMS_254_337/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.128      10.606                          

 Data required time                                                 10.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.606                          
 Data arrival time                                                   8.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.608                          
====================================================================================================

====================================================================================================

Startpoint  : N677_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.037       3.211         ntclkbufg_0      
 APM_258_328/CLK                                                           r       N677_m1/gopapm/CLK

 APM_258_328/PO[0]                 tco                   2.016       5.227 r       N677_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N10481          
 APM_258_340/PO[0]                 td                    1.339       6.566 r       N677_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N320            
 APM_258_352/P[1]                  td                    1.398       7.964 f       N677_m3/gopapm/P[1]
                                   net (fanout=1)        0.546       8.510         N677[19]         
 CLMS_254_325/COUT                 td                    0.268       8.778 r       N678_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.778         _N11162          
                                   td                    0.044       8.822 r       N678_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.822         _N11164          
 CLMS_254_329/COUT                 td                    0.044       8.866 r       N678_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.866         _N11166          
                                   td                    0.044       8.910 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.910         _N11168          
 CLMS_254_333/COUT                 td                    0.044       8.954 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.954         _N11170          
 CLMS_254_337/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.954         Logic Levels: 5  
                                                                                   Logic: 5.197ns(90.493%), Route: 0.546ns(9.507%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     1.005      10.694         ntclkbufg_0      
 CLMS_254_337/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   8.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_262_152/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/CLK

 CLMA_262_152/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.129         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf1_im [10]
 CLMS_262_153/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WD

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_262_153/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_34/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_186_192/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/CLK

 CLMA_186_192/Q0                   tco                   0.179       3.071 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/o_index[6]/opit_0/Q
                                   net (fanout=1)        0.058       3.129         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_as_index [6]
 CLMS_186_193/BD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WD

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_6/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895       2.892         ntclkbufg_0      
 CLMA_246_136/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/CLK

 CLMA_246_136/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[32]/opit_0/Q
                                   net (fanout=3)        0.059       3.129         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/shift_ram1_im_out [9]
 CLMS_246_137/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WD

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_246_137/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_32/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_60/Q3                    tco                   0.220     117.593 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.408     118.001         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [11]
 CLMA_170_60/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/D

 Data arrival time                                                 118.001         Logic Levels: 0  
                                                                                   Logic: 0.220ns(35.032%), Route: 0.408ns(64.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMA_170_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 118.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMA_182_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_53/Q0                    tco                   0.221     117.594 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.398     117.992         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [4]
 CLMS_170_53/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/D

 Data arrival time                                                 117.992         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.703%), Route: 0.398ns(64.297%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMS_170_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     116.448 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     117.373         ntclkbufg_8      
 CLMA_182_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_53/Q1                    tco                   0.223     117.596 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.393     117.989         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [6]
 CLMS_170_57/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/D

 Data arrival time                                                 117.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.201%), Route: 0.393ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     118.272         ntclkbufg_0      
 CLMS_170_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_60/Q2                    tco                   0.183       3.065 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.203         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMS_170_57/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/D

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_170_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMS_174_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_57/Q2                    tco                   0.180       3.062 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.263       3.325         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMS_166_49/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/D

 Data arrival time                                                   3.325         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.632%), Route: 0.263ns(59.368%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_166_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                               0.040       3.128                          

 Data required time                                                  3.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.128                          
 Data arrival time                                                   3.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMS_170_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.212       3.278         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
 CLMS_170_45/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/D

 Data arrival time                                                   3.278         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.465%), Route: 0.212ns(53.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925       3.099         ntclkbufg_0      
 CLMS_170_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.107       5.980         wav_display_m0/q [1]
                                   td                    0.368       6.348 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.348         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.044       6.392 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.392         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.113       6.505 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        1.424       7.929         _N8              
 CLMA_110_293/B2                                                           f       wav_display_m0/v_data[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.929         Logic Levels: 2  
                                                                                   Logic: 2.305ns(47.663%), Route: 2.531ns(52.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005      18.380         ntclkbufg_6      
 CLMA_110_293/CLK                                                          r       wav_display_m0/v_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      18.557                          
 clock uncertainty                                      -0.150      18.407                          

 Setup time                                             -0.286      18.121                          

 Data required time                                                 18.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.121                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.192                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[16]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.107       5.980         wav_display_m0/q [1]
                                   td                    0.368       6.348 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.348         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.044       6.392 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.392         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.113       6.505 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        1.513       8.018         _N8              
 CLMA_110_293/A4                                                           f       wav_display_m0/v_data[16]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.018         Logic Levels: 2  
                                                                                   Logic: 2.305ns(46.802%), Route: 2.620ns(53.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005      18.380         ntclkbufg_6      
 CLMA_110_293/CLK                                                          r       wav_display_m0/v_data[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      18.557                          
 clock uncertainty                                      -0.150      18.407                          

 Setup time                                             -0.079      18.328                          

 Data required time                                                 18.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.328                          
 Data arrival time                                                   8.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.310                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[18]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_44/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.107       5.980         wav_display_m0/q [1]
                                   td                    0.368       6.348 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.348         wav_display_m0/N32.co [2]
 CLMA_134_124/COUT                 td                    0.044       6.392 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.392         wav_display_m0/N32.co [6]
 CLMA_134_128/Y0                   td                    0.113       6.505 f       wav_display_m0/N32.eq_4/gateop_perm/Y
                                   net (fanout=3)        1.171       7.676         _N8              
 CLMA_118_224/D4                                                           f       wav_display_m0/v_data[18]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.676         Logic Levels: 2  
                                                                                   Logic: 2.305ns(50.295%), Route: 2.278ns(49.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.895      18.270         ntclkbufg_6      
 CLMA_118_224/CLK                                                          r       wav_display_m0/v_data[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      18.447                          
 clock uncertainty                                      -0.150      18.297                          

 Setup time                                             -0.078      18.219                          

 Data required time                                                 18.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.219                          
 Data arrival time                                                   7.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.543                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/rdaddress[6]/opit_0_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.895       2.886         ntclkbufg_6      
 CLMA_138_53/CLK                                                           r       wav_display_m0/rdaddress[6]/opit_0_A2Q21/CLK

 CLMA_138_53/Q0                    tco                   0.182       3.068 r       wav_display_m0/rdaddress[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.139       3.207         wav_display_m0/rdaddress [5]
 DRM_142_44/ADB0[9]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      0.925       3.093         ntclkbufg_6      
 DRM_142_44/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.061       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005       2.996         ntclkbufg_6      
 CLMA_94_304/CLK                                                           r       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_304/Q3                    tco                   0.178       3.174 f       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.059       3.233         color_bar_m1/v_cnt [0]
 CLMA_94_304/D4                                                            f       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.233         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037       3.205         ntclkbufg_6      
 CLMA_94_304/CLK                                                           r       color_bar_m1/v_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.996                          
 clock uncertainty                                       0.000       2.996                          

 Hold time                                              -0.028       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.968                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK
Endpoint    : grid_display_m0/grid_x[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005       2.996         ntclkbufg_6      
 CLMA_94_288/CLK                                                           r       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK

 CLMA_94_288/Q3                    tco                   0.178       3.174 f       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.233         grid_display_m0/grid_x [3]
 CLMA_94_288/D4                                                            f       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.233         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037       3.205         ntclkbufg_6      
 CLMA_94_288/CLK                                                           r       grid_display_m0/grid_x[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.996                          
 clock uncertainty                                       0.000       2.996                          

 Hold time                                              -0.028       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.968                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.104
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.940       3.104         ntclkbufg_3      
 DRM_54_44/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_44/QB0[0]                  tco                   1.780       4.884 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.004       6.888         ch1_read_data[6] 
 CLMA_90_237/A1                                                            f       video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.888         Logic Levels: 0  
                                                                                   Logic: 1.780ns(47.040%), Route: 2.004ns(52.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMA_90_237/CLK                                                           r       video_rect_read_data_m1/vout_data_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.191      10.798                          

 Data required time                                                 10.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.798                          
 Data arrival time                                                   6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.910                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.104
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.940       3.104         ntclkbufg_3      
 DRM_54_44/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_44/QB0[1]                  tco                   1.780       4.884 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.847       6.731         ch1_read_data[7] 
 CLMA_90_249/A4                                                            f       video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 1.780ns(49.076%), Route: 1.847ns(50.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMA_90_249/CLK                                                           r       video_rect_read_data_m1/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.079      10.910                          

 Data required time                                                 10.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.910                          
 Data arrival time                                                   6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.179                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m2/vout_data_r[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.953       3.117         ntclkbufg_3      
 DRM_54_24/CLKB[0]                                                         r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[1]                  tco                   1.780       4.897 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.630       6.527         ch2_read_data[7] 
 CLMA_74_200/D4                                                            f       video_rect_read_data_m2/vout_data_r[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.527         Logic Levels: 0  
                                                                                   Logic: 1.780ns(52.199%), Route: 1.630ns(47.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895      10.962         ntclkbufg_3      
 CLMA_74_200/CLK                                                           r       video_rect_read_data_m2/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      11.139                          
 clock uncertainty                                      -0.150      10.989                          

 Setup time                                             -0.078      10.911                          

 Data required time                                                 10.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.911                          
 Data arrival time                                                   6.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.384                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/CLK
Endpoint    : video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMA_102_300/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/CLK

 CLMA_102_300/Q3                   tco                   0.178       3.170 f       video_rect_read_data_m1/timing_gen_xy_m0/hs_d0/opit_0/Q
                                   net (fanout=1)        0.058       3.228         video_rect_read_data_m1/timing_gen_xy_m0/hs_d0
 CLMA_102_300/AD                                                           f       video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/D

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMA_102_300/CLK                                                          r       video_rect_read_data_m1/timing_gen_xy_m0/hs_d1/opit_0/CLK
 clock pessimism                                        -0.208       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                               0.040       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895       2.882         ntclkbufg_3      
 CLMA_114_156/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK

 CLMA_114_156/Q2                   tco                   0.180       3.062 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.058       3.120         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_114_156/CD                                                           f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_114_156/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_78_297/CLK                                                           r       video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/CLK

 CLMS_78_297/Q2                    tco                   0.180       3.172 f       video_rect_read_data_m1/pos_data_d0[11]/opit_0_inv/Q
                                   net (fanout=1)        0.060       3.232         video_rect_read_data_m1/pos_data_d0 [11]
 CLMS_78_297/CD                                                            f       video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/D

 Data arrival time                                                   3.232         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_78_297/CLK                                                           r       video_rect_read_data_m1/pos_data_d1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.208       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                               0.040       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.223     216.959 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       1.672     218.631         frame_read_write_m2/read_fifo_aclr
 DRM_54_24/RSTB[0]                                                         f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.631         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.768%), Route: 1.672ns(88.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.923     212.990         ntclkbufg_3      
 DRM_54_24/CLKB[0]                                                         r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.142                          
 clock uncertainty                                      -0.150     212.992                          

 Setup time                                             -0.022     212.970                          

 Data required time                                                212.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.970                          
 Data arrival time                                                 218.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.661                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.592  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.223     216.959 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       1.719     218.678         frame_read_write_m2/read_fifo_aclr
 DRM_54_356/RSTB[0]                                                        f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.678         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.483%), Route: 1.719ns(88.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005     213.072         ntclkbufg_3      
 DRM_54_356/CLKB[0]                                                        r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.224                          
 clock uncertainty                                      -0.150     213.074                          

 Setup time                                             -0.022     213.052                          

 Data required time                                                213.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                213.052                          
 Data arrival time                                                 218.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.626                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.592  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.221     216.957 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.685     218.642         frame_read_write_m1/read_fifo_aclr
 DRM_26_336/RSTB[0]                                                        f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 218.642         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.595%), Route: 1.685ns(88.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005     213.072         ntclkbufg_3      
 DRM_26_336/CLKB[0]                                                        r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     213.224                          
 clock uncertainty                                      -0.150     213.074                          

 Setup time                                             -0.022     213.052                          

 Data required time                                                213.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                213.052                          
 Data arrival time                                                 218.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.590                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_118_152/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_118_152/Q0                   tco                   0.182       6.569 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       6.705         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_118_157/AD                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.705         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_118_157/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                               0.034       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   6.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.584                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_78_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_78_184/Q0                    tco                   0.182       6.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       6.708         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_74_184/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   6.708         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_74_184/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.632                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_78_180/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_78_180/Q0                    tco                   0.182       6.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       6.709         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_74_180/M0                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.709         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_74_180/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.697       5.006         u_fifo_ctrl/fifo_wr_en
                                   td                    0.222       5.228 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.228         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.044       5.272 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.272         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
 CLMA_182_52/Y1                    td                    0.383       5.655 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.165       5.820         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [5]
 CLMA_186_52/Y3                    td                    0.360       6.180 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.414       6.594         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_174_53/COUT                  td                    0.387       6.981 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.981         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_174_57/Y1                    td                    0.383       7.364 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.247       7.611         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_174_60/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.611         Logic Levels: 5  
                                                                                   Logic: 1.999ns(44.206%), Route: 2.523ns(55.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.093      31.387                          

 Data required time                                                 31.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.387                          
 Data arrival time                                                   7.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.697       5.006         u_fifo_ctrl/fifo_wr_en
                                   td                    0.222       5.228 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.228         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.044       5.272 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.272         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
                                   td                    0.044       5.316 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.316         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12368
 CLMA_182_52/COUT                  td                    0.044       5.360 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.360         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12370
 CLMA_182_56/Y1                    td                    0.383       5.743 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.505       6.248         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [9]
 CLMA_174_60/C3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.248         Logic Levels: 3  
                                                                                   Logic: 0.957ns(30.294%), Route: 2.202ns(69.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.308      31.172                          

 Data required time                                                 31.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.172                          
 Data arrival time                                                   6.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 CLMS_118_213/CLK                                                          r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_118_213/Q3                   tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.697       5.006         u_fifo_ctrl/fifo_wr_en
                                   td                    0.222       5.228 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.228         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12364
 CLMA_182_48/COUT                  td                    0.044       5.272 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.272         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12366
                                   td                    0.044       5.316 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.316         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12368
 CLMA_182_52/COUT                  td                    0.044       5.360 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.360         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12370
                                   td                    0.044       5.404 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.404         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N12372
 CLMA_182_56/Y3                    td                    0.365       5.769 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.369       6.138         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [11]
 CLMA_174_60/A2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.138         Logic Levels: 3  
                                                                                   Logic: 0.983ns(32.240%), Route: 2.066ns(67.760%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      30.558 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      31.453         ntclkbufg_8      
 CLMA_174_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.305      31.175                          

 Data required time                                                 31.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.175                          
 Data arrival time                                                   6.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.037                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_138_52/CLK                                                           r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_138_52/Q3                    tco                   0.182       3.064 r       ad9280_sample_m0/sample_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.139       3.203         adc0_buf_addr[4] 
 DRM_142_44/ADA0[8]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_138_56/CLK                                                           r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_56/Q0                    tco                   0.182       3.064 r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.200       3.264         adc0_buf_addr[5] 
 DRM_142_44/ADA0[9]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.644%), Route: 0.200ns(52.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.987 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895       2.882         ntclkbufg_8      
 CLMA_138_56/CLK                                                           r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_56/Q1                    tco                   0.184       3.066 r       ad9280_sample_m0/sample_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.201       3.267         adc0_buf_addr[6] 
 DRM_142_44/ADA0[10]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       2.164 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925       3.089         ntclkbufg_8      
 DRM_142_44/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.360    3571.360 r                        
 P20                                                     0.000    3571.360 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.434         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    3572.295 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.295         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    3572.353 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    3572.831         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079    3572.910 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    3573.524         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000    3573.524 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037    3574.561         ntclkbufg_3      
 CLMA_114_316/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_114_316/Q0                   tco                   0.221    3574.782 f       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.068    3574.850         vs               
 CLMS_114_317/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3574.850         Logic Levels: 0  
                                                                                   Logic: 0.221ns(76.471%), Route: 0.068ns(23.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.375    3571.375 r                        
 P20                                                     0.000    3571.375 r       sys_clk (port)   
                                   net (fanout=1)        0.074    3571.449         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    3572.184 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3572.184         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    3572.222 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    3572.685         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074    3572.759 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    3573.362         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    3573.362 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.005    3574.367         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    3574.519                          
 clock uncertainty                                      -0.150    3574.369                          

 Setup time                                             -0.191    3574.178                          

 Data required time                                               3574.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3574.178                          
 Data arrival time                                                3574.850                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.672                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.520   13485.520 r                        
 P20                                                     0.000   13485.520 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.594         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   13486.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.329         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   13486.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463   13486.830         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074   13486.904 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   13487.507         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000   13487.507 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005   13488.512         ntclkbufg_3      
 CLMA_114_316/CLK                                                          r       video_rect_read_data_m1/pos_vs_d2/opit_0/CLK

 CLMA_114_316/Q0                   tco                   0.182   13488.694 r       video_rect_read_data_m1/pos_vs_d2/opit_0/Q
                                   net (fanout=3)        0.062   13488.756         vs               
 CLMS_114_317/A1                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                               13488.756         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.512   13485.512 r                        
 P20                                                     0.000   13485.512 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13485.586         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   13486.447 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13486.447         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   13486.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478   13486.983         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079   13487.062 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614   13487.676         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000   13487.676 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.037   13488.713         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152   13488.561                          
 clock uncertainty                                       0.150   13488.711                          

 Hold time                                              -0.093   13488.618                          

 Data required time                                              13488.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13488.618                          
 Data arrival time                                               13488.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     170.159 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.159         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     170.217 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     170.695         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083     170.778 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614     171.392         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     171.392 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.037     172.429         ntclkbufg_6      
 CLMS_118_305/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_118_305/Q1                   tco                   0.223     172.652 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.371     173.023         wave0_vs         
 CLMS_114_317/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 173.023         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     172.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.235         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     172.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     172.736         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074     172.810 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     173.413         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     173.413 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.005     174.418         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.161     174.579                          
 clock uncertainty                                      -0.150     174.429                          

 Setup time                                             -0.079     174.350                          

 Data required time                                                174.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.350                          
 Data arrival time                                                 173.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.327                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078     201.380 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603     201.983         video_clk_adc    
 USCM_84_113/CLK_USCM              td                    0.000     201.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=119)      1.005     202.988         ntclkbufg_6      
 CLMS_118_305/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMS_118_305/Q1                   tco                   0.184     203.172 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.295     203.467         wave0_vs         
 CLMS_114_317/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 203.467         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.413%), Route: 0.295ns(61.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      1.037     203.198         ntclkbufg_8      
 CLMS_114_317/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161     203.037                          
 clock uncertainty                                       0.150     203.187                          

 Hold time                                              -0.039     203.148                          

 Data required time                                                203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.148                          
 Data arrival time                                                 203.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q1                    tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.475      88.409         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
 CLMS_174_53/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/D

 Data arrival time                                                  88.409         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.948%), Route: 0.475ns(68.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMS_174_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMS_170_61/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_61/Q0                    tco                   0.221      87.932 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.399      88.331         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [8]
 CLMA_182_57/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/D

 Data arrival time                                                  88.331         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.645%), Route: 0.399ns(64.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMA_182_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N70             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.925      87.711         ntclkbufg_0      
 CLMS_170_61/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_61/Q2                    tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.301      88.235         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [10]
 CLMA_182_57/M1                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/D

 Data arrival time                                                  88.235         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.557%), Route: 0.301ns(57.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000      87.700 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.895      88.595         ntclkbufg_8      
 CLMA_182_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMS_170_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_53/Q0                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.064     203.130         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMA_170_52/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/D

 Data arrival time                                                 203.130         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMA_170_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q0                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138     203.204         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_170_44/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/D

 Data arrival time                                                 203.204         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMA_170_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N70             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5231)     0.895     202.884         ntclkbufg_0      
 CLMA_174_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_44/Q2                    tco                   0.183     203.067 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138     203.205         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
 CLMS_170_49/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/D

 Data arrival time                                                 203.205         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000     202.161 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=104)      0.925     203.086         ntclkbufg_8      
 CLMS_170_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.221       3.547 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.676       4.223         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_305/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.223         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.638%), Route: 0.676ns(75.362%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366      27.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.385         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.311                          
 clock uncertainty                                      -0.050      28.261                          

 Setup time                                             -0.265      27.996                          

 Data required time                                                 27.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.996                          
 Data arrival time                                                   4.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.221       3.547 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.764       4.311         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_304/D4                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.311         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.437%), Route: 0.764ns(77.563%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366      27.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.385         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.311                          
 clock uncertainty                                      -0.050      28.261                          

 Setup time                                             -0.057      28.204                          

 Data required time                                                 28.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.204                          
 Data arrival time                                                   4.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_270_252/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_270_252/Q0                   tco                   0.221       3.547 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.761       4.308         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_305/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.308         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.505%), Route: 0.761ns(77.495%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366      27.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019      28.385         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.311                          
 clock uncertainty                                      -0.050      28.261                          

 Setup time                                             -0.058      28.203                          

 Data required time                                                 28.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.203                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.084
  Clock Pessimism Removal :  -0.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079       2.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.084         ntclkbufg_5      
 CLMA_230_325/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_325/Q0                   tco                   0.182       3.266 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.139       3.405         u_CORES/u_debug_core_0/ram_radr [5]
 DRM_234_316/ADB0[10]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADB0[10]

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 DRM_234_316/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.223       3.103                          
 clock uncertainty                                       0.000       3.103                          

 Hold time                                               0.061       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.084
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079       2.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.084         ntclkbufg_5      
 CLMS_222_309/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_309/Q0                   tco                   0.179       3.263 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.322         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56]
 CLMS_222_309/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMS_222_309/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.085                          
 clock uncertainty                                       0.000       3.085                          

 Hold time                                              -0.029       3.056                          

 Data required time                                                  3.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.056                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.084
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079       2.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005       3.084         ntclkbufg_5      
 CLMA_218_304/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_304/Q0                   tco                   0.179       3.263 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.322         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65]
 CLMA_218_304/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_218_304/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.085                          
 clock uncertainty                                       0.000       3.085                          

 Hold time                                              -0.029       3.056                          

 Data required time                                                  3.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.056                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  2.454
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454      27.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.223      27.677 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.262      27.939         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.355      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.308      28.602         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.360      28.962 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.249      29.211         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.222      29.433 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.259      29.692         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.264      29.956 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.277      30.233         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_333/Y3                   td                    0.162      30.395 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.145      30.540         u_CORES/u_debug_core_0/u_rd_addr_gen/_N496
 CLMS_246_333/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.540         Logic Levels: 5  
                                                                                   Logic: 1.586ns(51.393%), Route: 1.500ns(48.607%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079      52.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.084         ntclkbufg_5      
 CLMS_246_333/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.084                          
 clock uncertainty                                      -0.050      53.034                          

 Setup time                                             -0.093      52.941                          

 Data required time                                                 52.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.941                          
 Data arrival time                                                  30.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  2.454
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454      27.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.223      27.677 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.262      27.939         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.355      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.308      28.602         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.360      28.962 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.249      29.211         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.222      29.433 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.259      29.692         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.264      29.956 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.162      30.118         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMA_246_324/Y2                   td                    0.162      30.280 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[2]/gateop_perm/Z
                                   net (fanout=1)        0.244      30.524         u_CORES/u_debug_core_0/u_rd_addr_gen/_N491
 CLMA_250_321/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.524         Logic Levels: 5  
                                                                                   Logic: 1.586ns(51.661%), Route: 1.484ns(48.339%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079      52.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.084         ntclkbufg_5      
 CLMA_250_321/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.084                          
 clock uncertainty                                      -0.050      53.034                          

 Setup time                                             -0.094      52.940                          

 Data required time                                                 52.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.940                          
 Data arrival time                                                  30.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  2.454
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454      27.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_254_304/Q2                   tco                   0.223      27.677 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=17)       0.262      27.939         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_250_308/Y1                   td                    0.355      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.308      28.602         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_246_321/Y1                   td                    0.360      28.962 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.249      29.211         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_246_320/Y3                   td                    0.222      29.433 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.259      29.692         u_CORES/u_debug_core_0/u_rd_addr_gen/_N88
 CLMS_246_325/Y2                   td                    0.264      29.956 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.277      30.233         u_CORES/u_debug_core_0/u_rd_addr_gen/_N94
 CLMS_246_333/C1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.233         Logic Levels: 4  
                                                                                   Logic: 1.424ns(51.241%), Route: 1.355ns(48.759%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.079      52.079         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.079 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.005      53.084         ntclkbufg_5      
 CLMS_246_333/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.084                          
 clock uncertainty                                      -0.050      53.034                          

 Setup time                                             -0.190      52.844                          

 Data required time                                                 52.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.844                          
 Data arrival time                                                  30.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.048      27.048         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_254_301/Q1                   tco                   0.184      27.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=22)       0.147      27.379         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_250_305/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.379         Logic Levels: 0  
                                                                                   Logic: 0.184ns(55.589%), Route: 0.147ns(44.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.050       3.376                          

 Hold time                                              -0.011       3.365                          

 Data required time                                                  3.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.365                          
 Data arrival time                                                  27.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.048      27.048         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_254_301/Q0                   tco                   0.182      27.230 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.218      27.448         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_250_305/D4                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.448         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.050       3.376                          

 Hold time                                              -0.038       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                  27.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.048      27.048         u_CORES/capt_o   
 CLMS_254_301/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_254_301/Q1                   tco                   0.184      27.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=22)       0.211      27.443         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_250_305/D1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.443         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.582%), Route: 0.211ns(53.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.289       2.289         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.289 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.037       3.326         ntclkbufg_5      
 CLMA_250_305/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.050       3.376                          

 Hold time                                              -0.083       3.293                          

 Data required time                                                  3.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.293                          
 Data arrival time                                                  27.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.553      77.553         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.553 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.606         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.223      78.829 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.382      79.211         u_CORES/conf_sel [0]
 CLMS_254_309/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  79.211         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.157     127.157         u_CORES/capt_o   
 CLMS_254_309/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.157                          
 clock uncertainty                                      -0.050     127.107                          

 Setup time                                             -0.476     126.631                          

 Data required time                                                126.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.631                          
 Data arrival time                                                  79.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.177
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.553      77.553         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.553 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.606         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.223      78.829 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.291      79.120         u_CORES/conf_sel [0]
 CLMA_254_304/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.120         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.177     127.177         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.177                          
 clock uncertainty                                      -0.050     127.127                          

 Setup time                                             -0.476     126.651                          

 Data required time                                                126.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.651                          
 Data arrival time                                                  79.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.177
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.553      77.553         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.553 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.053      78.606         ntclkbufg_5      
 CLMS_262_305/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_305/Q1                   tco                   0.223      78.829 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.291      79.120         u_CORES/conf_sel [0]
 CLMA_254_304/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.120         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.177     127.177         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.177                          
 clock uncertainty                                      -0.050     127.127                          

 Setup time                                             -0.476     126.651                          

 Data required time                                                126.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.651                          
 Data arrival time                                                  79.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.931  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.454
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366     127.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.385         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q2                   tco                   0.180     128.565 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.186     128.751         u_CORES/id_o [0] 
 CLMA_254_304/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.751         Logic Levels: 0  
                                                                                   Logic: 0.180ns(49.180%), Route: 0.186ns(50.820%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454     127.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.454                          
 clock uncertainty                                       0.050     127.504                          

 Hold time                                              -0.020     127.484                          

 Data required time                                                127.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.484                          
 Data arrival time                                                 128.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.931  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.454
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366     127.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.385         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q1                   tco                   0.180     128.565 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.187     128.752         u_CORES/id_o [2] 
 CLMA_254_304/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.752         Logic Levels: 0  
                                                                                   Logic: 0.180ns(49.046%), Route: 0.187ns(50.954%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454     127.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.454                          
 clock uncertainty                                       0.050     127.504                          

 Hold time                                              -0.020     127.484                          

 Data required time                                                127.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.484                          
 Data arrival time                                                 128.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.931  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.454
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.366     127.366         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.366 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=186)      1.019     128.385         ntclkbufg_5      
 CLMA_262_304/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_304/Q0                   tco                   0.179     128.564 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189     128.753         u_CORES/id_o [4] 
 CLMA_254_304/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.753         Logic Levels: 0  
                                                                                   Logic: 0.179ns(48.641%), Route: 0.189ns(51.359%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.454     127.454         u_CORES/capt_o   
 CLMA_254_304/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.454                          
 clock uncertainty                                       0.050     127.504                          

 Hold time                                              -0.020     127.484                          

 Data required time                                                127.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.484                          
 Data arrival time                                                 128.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.269                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.406  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  3.248
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.217       3.248         nt_sys_clk       
 CLMS_118_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_118_325/Q1                   tco                   0.223       3.471 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=11)       0.268       3.739         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_122_333/Y1                   td                    0.224       3.963 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.485       4.448         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMS_130_321/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS

 Data arrival time                                                   4.448         Logic Levels: 1  
                                                                                   Logic: 0.447ns(37.250%), Route: 0.753ns(62.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.811      22.686         nt_sys_clk       
 CLMS_130_321/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.156      22.842                          
 clock uncertainty                                      -0.050      22.792                          

 Recovery time                                          -0.476      22.316                          

 Data required time                                                 22.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.316                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.868                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.406  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  3.248
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.217       3.248         nt_sys_clk       
 CLMS_118_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMS_118_325/Q1                   tco                   0.223       3.471 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=11)       0.268       3.739         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_122_333/Y1                   td                    0.224       3.963 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.485       4.448         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMS_130_321/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/RS

 Data arrival time                                                   4.448         Logic Levels: 1  
                                                                                   Logic: 0.447ns(37.250%), Route: 0.753ns(62.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.811      22.686         nt_sys_clk       
 CLMS_130_321/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.156      22.842                          
 clock uncertainty                                      -0.050      22.792                          

 Recovery time                                          -0.476      22.316                          

 Data required time                                                 22.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.316                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.868                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_94_185/CLK                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_185/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      1.327       4.917         I_ips_ddr_top/ddr_rstn
 CLMS_22_197/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.917         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.387%), Route: 1.327ns(85.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_22_197/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.905                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.852       2.727         nt_sys_clk       
 CLMA_138_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_138_332/Q2                   tco                   0.183       2.910 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       0.238       3.148         the_instance_name/P_LANE_RST_2
 CLMA_134_324/RSCO                 td                    0.085       3.233 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.233         ntR1193          
 CLMA_134_328/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.268ns(52.964%), Route: 0.238ns(47.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.243       3.274         nt_sys_clk       
 CLMA_134_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.298       2.976                          
 clock uncertainty                                       0.000       2.976                          

 Removal time                                            0.000       2.976                          

 Data required time                                                  2.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.976                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.852       2.727         nt_sys_clk       
 CLMA_138_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_138_332/Q2                   tco                   0.183       2.910 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       0.238       3.148         the_instance_name/P_LANE_RST_2
 CLMA_134_324/RSCO                 td                    0.085       3.233 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.233         ntR1193          
 CLMA_134_328/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.268ns(52.964%), Route: 0.238ns(47.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.243       3.274         nt_sys_clk       
 CLMA_134_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.298       2.976                          
 clock uncertainty                                       0.000       2.976                          

 Removal time                                            0.000       2.976                          

 Data required time                                                  2.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.976                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      1.852       2.727         nt_sys_clk       
 CLMA_138_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_138_332/Q2                   tco                   0.183       2.910 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       0.238       3.148         the_instance_name/P_LANE_RST_2
 CLMA_134_324/RSCO                 td                    0.085       3.233 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.233         ntR1193          
 CLMA_134_328/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.233         Logic Levels: 1  
                                                                                   Logic: 0.268ns(52.964%), Route: 0.238ns(47.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=722)      2.243       3.274         nt_sys_clk       
 CLMA_134_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.298       2.976                          
 clock uncertainty                                       0.000       2.976                          

 Removal time                                            0.000       2.976                          

 Data required time                                                  2.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.976                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      1.969       8.926         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_210_177/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS

 Data arrival time                                                   8.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.091%), Route: 1.969ns(89.909%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMA_210_177/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.954                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[168]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      1.969       8.926         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_210_177/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[168]/opit_0_inv/RS

 Data arrival time                                                   8.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.091%), Route: 1.969ns(89.909%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMA_210_177/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[168]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.954                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_201/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=992)      1.969       8.926         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_210_177/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RS

 Data arrival time                                                   8.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.091%), Route: 1.969ns(89.909%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895      16.387         ntclkbufg_1      
 CLMA_210_177/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.954                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_90_217/CLK                                                           r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_90_217/Q0                    tco                   0.182       6.569 r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.254       6.823         frame_read_write_m4/read_fifo_aclr
 CLMA_78_216/RSCO                  td                    0.085       6.908 r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.908         ntR722           
 CLMA_78_220/RSCI                                                          r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.908         Logic Levels: 1  
                                                                                   Logic: 0.267ns(51.248%), Route: 0.254ns(48.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_78_220/CLK                                                           r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMA_90_217/CLK                                                           r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_90_217/Q0                    tco                   0.182       6.569 r       frame_read_write_m4/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.254       6.823         frame_read_write_m4/read_fifo_aclr
 CLMA_78_216/RSCO                  td                    0.085       6.908 r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.908         ntR722           
 CLMA_78_220/RSCI                                                          r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.908         Logic Levels: 1  
                                                                                   Logic: 0.267ns(51.248%), Route: 0.254ns(48.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_78_220/CLK                                                           r       frame_read_write_m4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMS_22_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_22_173/Q2                    tco                   0.183       6.570 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.345       6.915         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.915         Logic Levels: 0  
                                                                                   Logic: 0.183ns(34.659%), Route: 0.345ns(65.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 DQSL_6_180/CLK_REGIONAL                                                   r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMS_246_53/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_246_53/Q3                    tco                   0.220       3.313 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.272       3.585         rstn_1ms[4]      
 CLMA_246_60/Y3                    td                    0.358       3.943 f       N768_11/gateop_perm/Z
                                   net (fanout=2)        0.353       4.296         _N90455          
 CLMA_246_60/Y0                    td                    0.380       4.676 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.249       4.925         ms72xx_ctl_inst1/N0_rnmt
 CLMA_246_56/RS                                                            f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.925         Logic Levels: 2  
                                                                                   Logic: 0.958ns(52.293%), Route: 0.874ns(47.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895     102.886         ntclkbufg_4      
 CLMA_246_56/CLK                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Recovery time                                          -0.476     102.452                          

 Data required time                                                102.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.452                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.527                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       2.886         ntclkbufg_4      
 CLMA_246_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_52/Q0                    tco                   0.179       3.065 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.165       3.230         rstn_1ms[0]      
 CLMA_246_60/Y0                    td                    0.167       3.397 r       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=2)        0.202       3.599         ms72xx_ctl_inst1/N0_rnmt
 CLMA_246_56/RS                                                            r       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.599         Logic Levels: 1  
                                                                                   Logic: 0.346ns(48.527%), Route: 0.367ns(51.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.093         ntclkbufg_4      
 CLMA_246_56/CLK                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.221     216.957 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.952     217.909         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.909         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.841%), Route: 0.952ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.421                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.221     216.957 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.952     217.909         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.909         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.841%), Route: 0.952ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.421                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 P20                                                     0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     210.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     210.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     212.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000     212.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     213.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     213.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     214.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     214.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000     214.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     214.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     215.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000     215.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925     216.736         ntclkbufg_1      
 CLMS_102_197/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_197/Q0                   tco                   0.221     216.957 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       0.952     217.909         frame_read_write_m1/read_fifo_aclr
 CLMA_42_220/RS                                                            f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                 217.909         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.841%), Route: 0.952ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 P20                                                     0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074     210.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     210.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     210.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     210.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     211.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074     211.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     212.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000     212.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.895     212.962         ntclkbufg_3      
 CLMA_42_220/CLK                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     213.114                          
 clock uncertainty                                      -0.150     212.964                          

 Recovery time                                          -0.476     212.488                          

 Data required time                                                212.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                212.488                          
 Data arrival time                                                 217.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.421                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMS_78_197/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_78_197/Q0                    tco                   0.182       6.569 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.244       6.813         frame_read_write_m3/read_fifo_aclr
 CLMA_78_176/RS                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.813         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.723%), Route: 0.244ns(57.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMS_78_197/CLK                                                           r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_78_197/Q0                    tco                   0.182       6.569 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.244       6.813         frame_read_write_m3/read_fifo_aclr
 CLMA_78_176/RS                                                            r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.813         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.723%), Route: 0.244ns(57.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMA_78_176/CLK                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.895       6.387         ntclkbufg_1      
 CLMS_102_181/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_102_181/Q2                   tco                   0.183       6.570 r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=82)       0.294       6.864         frame_read_write_m2/read_fifo_aclr
 CLMS_102_161/RS                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.864         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.365%), Route: 0.294ns(61.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      0.925       3.089         ntclkbufg_3      
 CLMS_102_161/CLK                                                          r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.964                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.223       3.424 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.073       3.497         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.360       3.857 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.730       4.587         video_packet_send_m0/N5
 CLMS_174_285/RSCO                 td                    0.113       4.700 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.700         ntR1118          
 CLMS_174_289/RSCO                 td                    0.113       4.813 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.813         ntR1117          
 CLMS_174_293/RSCO                 td                    0.113       4.926 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       4.926         ntR1116          
 CLMS_174_297/RSCO                 td                    0.113       5.039 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.039         ntR1115          
 CLMS_174_301/RSCO                 td                    0.113       5.152 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.152         ntR1114          
 CLMS_174_305/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   5.152         Logic Levels: 6  
                                                                                   Logic: 1.148ns(58.842%), Route: 0.803ns(41.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                         0.190      11.262                          
 clock uncertainty                                      -0.150      11.112                          

 Recovery time                                           0.000      11.112                          

 Data required time                                                 11.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.112                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.960                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.223       3.424 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.073       3.497         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.360       3.857 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.730       4.587         video_packet_send_m0/N5
 CLMS_174_285/RSCO                 td                    0.113       4.700 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.700         ntR1118          
 CLMS_174_289/RSCO                 td                    0.113       4.813 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.813         ntR1117          
 CLMS_174_293/RSCO                 td                    0.113       4.926 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       4.926         ntR1116          
 CLMS_174_297/RSCO                 td                    0.113       5.039 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.039         ntR1115          
 CLMS_174_301/RSCO                 td                    0.113       5.152 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.152         ntR1114          
 CLMS_174_305/RSCI                                                         f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS

 Data arrival time                                                   5.152         Logic Levels: 6  
                                                                                   Logic: 1.148ns(58.842%), Route: 0.803ns(41.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMS_174_305/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
 clock pessimism                                         0.190      11.262                          
 clock uncertainty                                      -0.150      11.112                          

 Recovery time                                           0.000      11.112                          

 Data required time                                                 11.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.112                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.960                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMS_166_317/Q0                   tco                   0.223       3.424 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.073       3.497         video_packet_send_m0/vs_pclk_d1
 CLMS_166_317/Y3                   td                    0.360       3.857 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.736       4.593         video_packet_send_m0/N5
 CLMA_182_284/RS                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.593         Logic Levels: 1  
                                                                                   Logic: 0.583ns(41.882%), Route: 0.809ns(58.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 P20                                                     0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.074       8.154         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.889 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.889         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.927 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.390         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       9.464 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      10.067         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000      10.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005      11.072         ntclkbufg_3      
 CLMA_182_284/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      11.262                          
 clock uncertainty                                      -0.150      11.112                          

 Recovery time                                          -0.476      10.636                          

 Data required time                                                 10.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.636                          
 Data arrival time                                                   4.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.043                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.183       3.175 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.131       3.306         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.126       3.432 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.328       3.760         video_packet_send_m0/N5
 DRM_178_316/RSTA[0]                                                       f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.760         Logic Levels: 1  
                                                                                   Logic: 0.309ns(40.234%), Route: 0.459ns(59.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.038       2.973                          

 Data required time                                                  2.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.973                          
 Data arrival time                                                   3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.787                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.183       3.175 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.131       3.306         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.130       3.436 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.331       3.767         video_packet_send_m0/N5
 CLMS_166_289/RSCO                 td                    0.085       3.852 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.852         ntR1306          
 CLMS_166_293/RSCO                 td                    0.085       3.937 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       3.937         ntR1305          
 CLMS_166_297/RSCI                                                         r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   3.937         Logic Levels: 3  
                                                                                   Logic: 0.483ns(51.111%), Route: 0.462ns(48.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_166_297/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.194       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Removal time                                            0.000       3.007                          

 Data required time                                                  3.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.007                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N70             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.005       2.992         ntclkbufg_3      
 CLMS_166_317/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_166_317/Q2                   tco                   0.183       3.175 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.131       3.306         video_packet_send_m0/vs_pclk_d2
 CLMS_166_317/Y3                   td                    0.130       3.436 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=34)       0.331       3.767         video_packet_send_m0/N5
 CLMS_166_289/RSCO                 td                    0.085       3.852 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.852         ntR1306          
 CLMS_166_293/RSCO                 td                    0.085       3.937 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       3.937         ntR1305          
 CLMS_166_297/RSCI                                                         r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                   3.937         Logic Levels: 3  
                                                                                   Logic: 0.483ns(51.111%), Route: 0.462ns(48.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N70             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         video_clk        
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=569)      1.037       3.201         ntclkbufg_3      
 CLMS_166_297/CLK                                                          r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.194       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Removal time                                            0.000       3.007                          

 Data required time                                                  3.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.007                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMA_22_144/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_144/Q3                    tco                   0.220       6.956 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.337       7.293         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_38_148/Y3                    td                    0.358       7.651 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.540       9.191         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.297 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.297         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.526 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.622         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.622         Logic Levels: 3  
                                                                                   Logic: 3.913ns(66.480%), Route: 1.973ns(33.520%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_46_161/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_46_161/Q0                    tco                   0.221       6.957 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.162       8.119         nt_heart_beat_led
 IOL_7_258/DO                      td                    0.106       8.225 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.225         heart_beat_led_obuf/ntO
 IOBS_LR_0_257/PAD                 td                    3.168      11.393 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.081      11.474         heart_beat_led   
 H1                                                                        f       heart_beat_led (port)

 Data arrival time                                                  11.474         Logic Levels: 2  
                                                                                   Logic: 3.495ns(73.765%), Route: 1.243ns(26.235%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N70             
 USCM_84_116/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_120/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=4904)     0.925       6.736         ntclkbufg_1      
 CLMS_70_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_70_173/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        0.957       7.914         nt_ddr_init_done 
 IOL_7_213/DO                      td                    0.106       8.020 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.020         ddr_init_done_obuf/ntO
 IOBS_LR_0_212/PAD                 td                    3.168      11.188 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.056      11.244         ddr_init_done    
 M5                                                                        f       ddr_init_done (port)

 Data arrival time                                                  11.244         Logic Levels: 2  
                                                                                   Logic: 3.495ns(77.529%), Route: 1.013ns(22.471%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.372       0.435 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.435         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.371       0.806 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.203       1.009         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_261/Y3                    td                    0.126       1.135 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.060       1.195         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N93370
 CLMA_10_260/B0                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.195         Logic Levels: 3  
                                                                                   Logic: 0.869ns(72.720%), Route: 0.326ns(27.280%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.100       0.100         nt_mem_dq[15]    
 IOBS_LR_0_209/DIN                 td                    0.372       0.472 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.472         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_210/RX_DATA_DD              td                    0.371       0.843 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.204       1.047         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_10_208/Y3                    td                    0.158       1.205 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.139       1.344         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N91915
 CLMA_10_204/C3                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.344         Logic Levels: 3  
                                                                                   Logic: 0.901ns(67.039%), Route: 0.443ns(32.961%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[4] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       ad_data_in[4] (port)
                                   net (fanout=1)        0.077       0.077         ad_data_in[4]    
 IOBS_TB_168_0/DIN                 td                    0.735       0.812 r       ad_data_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.812         ad_data_in_ibuf[4]/ntD
 IOL_171_5/RX_DATA_DD              td                    0.066       0.878 r       ad_data_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.471       1.349         nt_ad_data_in[4] 
 CLMA_170_48/M3                                                            r       ad9280_sample_m0/adc_data_d0[4]/opit_0_inv/D

 Data arrival time                                                   1.349         Logic Levels: 2  
                                                                                   Logic: 0.801ns(59.377%), Route: 0.548ns(40.623%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.504       10.000          0.496           High Pulse Width  CLMS_94_185/CLK         I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_70_169/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_68/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_68/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_68/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_3_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_82_232/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_82_232/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_54_148/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.326       3.846           1.520           High Pulse Width  CLMS_170_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           Low Pulse Width   CLMS_170_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           High Pulse Width  CLMS_170_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           High Pulse Width  DRM_142_316/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_142_316/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           High Pulse Width  DRM_142_44/CLKB[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.322       4.040           0.718           High Pulse Width  DRM_82_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.322       4.040           0.718           Low Pulse Width   DRM_82_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 3.322       4.040           0.718           Low Pulse Width   DRM_82_88/CLKB[0]       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.567      14.285          0.718           High Pulse Width  DRM_178_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_142_44/CLKA[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 13.568      14.286          0.718           Low Pulse Width   DRM_178_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_234_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_234_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.504      25.000          0.496           Low Pulse Width   CLMS_214_329/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_254_309/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_254_309/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_254_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/place_route/top_pnr.adf       
| Output     | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/top_rtp.adf     
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/top.rtr         
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,434 MB
Total CPU time to report_timing completion : 0h:0m:15s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:17s
