# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memory_Stage.srcs/sources_1/new/Data_Memory.vhd" \
"../../../../Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd" \
"../../../../Memory_Stage.srcs/sources_1/new/bcd_seven_seg_converter.vhd" \
"../../../../Memory_Stage.srcs/sources_1/new/seven_seg_controller.vhd" \
"../../../../Memory_Stage.srcs/sim_1/new/Memory_StageTB.vhd" \

# Do not sort compile order
nosort
