// Seed: 3287393430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8[1] = 1'b0;
  assign id_4 = 1'h0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6
);
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_8, id_10, id_9, id_10
  );
  assign id_8[1] = id_2 - id_6;
endmodule
