// Seed: 3638257524
module module_0 ();
  reg id_1 = 1;
  always
    if (~-1'b0) $display(id_1, -1);
    else id_2 <= -1;
  always
    if (id_2) @(posedge 1 ? ~id_2 : -1 or negedge 1'b0 or id_2) @(*) id_1 <= -1 && 1;
    else $display(-1, id_2 ? 1 : id_1, -1);
  assign id_1 = 1;
  reg id_3 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd32,
    parameter id_9  = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  defparam id_9 = 1, id_10 = 1'b0;
  wire id_11;
  always_latch id_4 = 1'h0;
  wire id_12, id_13;
  wire id_14, id_15, id_16;
endmodule
