vendor_name = ModelSim
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/soc.qsys
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/SAR.vhd
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/soc.vhd
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_default_burst_converter.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_incr_burst_converter.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_address_alignment.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_merlin_width_adapter.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_wrap_burst_converter.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_altpll_0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.sdc
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_sysclk.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_tck.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_debug_slave_wrapper.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_ociram_default_contents.mif
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_rf_ram_a.mif
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_rf_ram_b.mif
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu_test_bench.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_gpio_1_adc.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_irq_mapper.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_003.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_router_004.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_sdram_controller_0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_timer_0.v
source_file = 1, c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_uart_0.v
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_6mc1.tdf
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/altsyncram_ac71.tdf
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/alt_sld_fab.v
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/sld2caf764e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = TempControllerRoom
instance = comp, \beep~output\, beep~output, TempControllerRoom, 1
instance = comp, \DAC_data[0]~output\, DAC_data[0]~output, TempControllerRoom, 1
instance = comp, \DAC_data[1]~output\, DAC_data[1]~output, TempControllerRoom, 1
instance = comp, \DAC_data[2]~output\, DAC_data[2]~output, TempControllerRoom, 1
instance = comp, \DAC_data[3]~output\, DAC_data[3]~output, TempControllerRoom, 1
instance = comp, \DAC_data[4]~output\, DAC_data[4]~output, TempControllerRoom, 1
instance = comp, \DAC_data[5]~output\, DAC_data[5]~output, TempControllerRoom, 1
instance = comp, \DAC_data[6]~output\, DAC_data[6]~output, TempControllerRoom, 1
instance = comp, \sdram_clk~output\, sdram_clk~output, TempControllerRoom, 1
instance = comp, \sdram_addr[0]~output\, sdram_addr[0]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[1]~output\, sdram_addr[1]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[2]~output\, sdram_addr[2]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[3]~output\, sdram_addr[3]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[4]~output\, sdram_addr[4]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[5]~output\, sdram_addr[5]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[6]~output\, sdram_addr[6]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[7]~output\, sdram_addr[7]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[8]~output\, sdram_addr[8]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[9]~output\, sdram_addr[9]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[10]~output\, sdram_addr[10]~output, TempControllerRoom, 1
instance = comp, \sdram_addr[11]~output\, sdram_addr[11]~output, TempControllerRoom, 1
instance = comp, \sdram_ba[0]~output\, sdram_ba[0]~output, TempControllerRoom, 1
instance = comp, \sdram_ba[1]~output\, sdram_ba[1]~output, TempControllerRoom, 1
instance = comp, \sdram_cas_n~output\, sdram_cas_n~output, TempControllerRoom, 1
instance = comp, \sdram_cke~output\, sdram_cke~output, TempControllerRoom, 1
instance = comp, \sdram_cs_n~output\, sdram_cs_n~output, TempControllerRoom, 1
instance = comp, \sdram_dqm[0]~output\, sdram_dqm[0]~output, TempControllerRoom, 1
instance = comp, \sdram_dqm[1]~output\, sdram_dqm[1]~output, TempControllerRoom, 1
instance = comp, \sdram_ras_n~output\, sdram_ras_n~output, TempControllerRoom, 1
instance = comp, \sdram_we_n~output\, sdram_we_n~output, TempControllerRoom, 1
instance = comp, \uart0_tx~output\, uart0_tx~output, TempControllerRoom, 1
instance = comp, \sdram_dq[0]~output\, sdram_dq[0]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[1]~output\, sdram_dq[1]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[2]~output\, sdram_dq[2]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[3]~output\, sdram_dq[3]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[4]~output\, sdram_dq[4]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[5]~output\, sdram_dq[5]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[6]~output\, sdram_dq[6]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[7]~output\, sdram_dq[7]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[8]~output\, sdram_dq[8]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[9]~output\, sdram_dq[9]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[10]~output\, sdram_dq[10]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[11]~output\, sdram_dq[11]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[12]~output\, sdram_dq[12]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[13]~output\, sdram_dq[13]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[14]~output\, sdram_dq[14]~output, TempControllerRoom, 1
instance = comp, \sdram_dq[15]~output\, sdram_dq[15]~output, TempControllerRoom, 1
instance = comp, \gpio0[0]~output\, gpio0[0]~output, TempControllerRoom, 1
instance = comp, \gpio0[1]~output\, gpio0[1]~output, TempControllerRoom, 1
instance = comp, \gpio0[2]~output\, gpio0[2]~output, TempControllerRoom, 1
instance = comp, \gpio0[3]~output\, gpio0[3]~output, TempControllerRoom, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, TempControllerRoom, 1
instance = comp, \clk_in~input\, clk_in~input, TempControllerRoom, 1
instance = comp, \u0|altpll_0|sd1|pll7\, u0|altpll_0|sd1|pll7, TempControllerRoom, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl, TempControllerRoom, 1
instance = comp, \rst_n~input\, rst_n~input, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|cpu_resetrequest_d1~0\, u0|core0|cpu|cpu_resetrequest_d1~0, TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, TempControllerRoom, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, TempControllerRoom, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, TempControllerRoom, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0\, u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_new_inst~feeder\, u0|core0|cpu|E_new_inst~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_new_inst\, u0|core0|cpu|E_new_inst, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_align_cycle_nxt[0]~0\, u0|core0|cpu|av_ld_align_cycle_nxt[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_align_cycle[0]\, u0|core0|cpu|av_ld_align_cycle[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_align_cycle_nxt[1]~1\, u0|core0|cpu|av_ld_align_cycle_nxt[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_align_cycle[1]\, u0|core0|cpu|av_ld_align_cycle[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_001|src_payload[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw~35\, u0|core0|cpu|F_iw~35, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest\, u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_valid_from_R~0\, u0|core0|cpu|E_valid_from_R~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_valid_from_R\, u0|core0|cpu|E_valid_from_R, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_jmp_direct~0\, u0|core0|cpu|D_ctrl_jmp_direct~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_jmp_direct~1\, u0|core0|cpu|D_ctrl_jmp_direct~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_jmp_direct\, u0|core0|cpu|R_ctrl_jmp_direct, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_hbreak~0\, u0|core0|cpu|D_op_hbreak~0, TempControllerRoom, 1
instance = comp, \sdram_dq[14]~input\, sdram_dq[14]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[14]\, u0|sdram_controller_0|za_data[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0, TempControllerRoom, 1
instance = comp, \sdram_dq[0]~input\, sdram_dq[0]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[0]\, u0|sdram_controller_0|za_data[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5, TempControllerRoom, 1
instance = comp, \~QIC_CREATED_GND~I\, ~QIC_CREATED_GND~I, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[36]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[36], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[35]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[35], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~15\, u0|core0|cpu|Equal0~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~9\, u0|core0|cpu|Equal0~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~13\, u0|core0|cpu|Equal0~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~3\, u0|core0|cpu|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~12\, u0|core0|cpu|Equal0~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_force_xor~14\, u0|core0|cpu|D_ctrl_alu_force_xor~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~11\, u0|core0|cpu|Equal0~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~2\, u0|core0|cpu|D_ctrl_force_src2_zero~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5, TempControllerRoom, 1
instance = comp, \sdram_dq[7]~input\, sdram_dq[7]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[7]\, u0|sdram_controller_0|za_data[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[28], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[4], TempControllerRoom, 1
instance = comp, \sdram_dq[11]~input\, sdram_dq[11]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[11]\, u0|sdram_controller_0|za_data[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[11]~13\, u0|core0|cpu|F_iw[11]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1~14\, u0|core0|cpu|R_src1~14, TempControllerRoom, 1
instance = comp, \sdram_dq[10]~input\, sdram_dq[10]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[10]\, u0|sdram_controller_0|za_data[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4\, u0|mm_interconnect_0|rsp_mux|src_payload~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3, TempControllerRoom, 1
instance = comp, \sdram_dq[4]~input\, sdram_dq[4]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[4]\, u0|sdram_controller_0|za_data[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[3]~6\, u0|core0|cpu|F_pc_plus_one[3]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[4]~8\, u0|core0|cpu|F_pc_plus_one[4]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_hi_imm16~0\, u0|core0|cpu|D_ctrl_hi_imm16~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_hi_imm16~1\, u0|core0|cpu|D_ctrl_hi_imm16~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_hi_imm16\, u0|core0|cpu|R_ctrl_hi_imm16, TempControllerRoom, 1
instance = comp, \sdram_dq[13]~input\, sdram_dq[13]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[13]\, u0|sdram_controller_0|za_data[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0\, u0|mm_interconnect_0|rsp_mux|src_payload~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_mem16~0\, u0|core0|cpu|D_ctrl_mem16~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_mem16~1\, u0|core0|cpu|D_ctrl_mem16~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_mem_byte_en[0]~1\, u0|core0|cpu|E_mem_byte_en[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_byteenable[0]\, u0|core0|cpu|d_byteenable[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32]\, u0|mm_interconnect_0|cmd_mux|src_data[32], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[4]~feeder\, u0|core0|cpu|d_writedata[4]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[4]\, u0|core0|cpu|d_writedata[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34]\, u0|mm_interconnect_0|cmd_mux|src_data[34], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_byteenable[2]~0\, u0|core0|cpu|d_byteenable[2]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[22], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[22]~53\, u0|core0|cpu|F_iw[22]~53, TempControllerRoom, 1
instance = comp, \sdram_dq[6]~input\, sdram_dq[6]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[6]\, u0|sdram_controller_0|za_data[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[22]~54\, u0|core0|cpu|F_iw[22]~54, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[22]\, u0|core0|cpu|D_iw[22], TempControllerRoom, 1
instance = comp, \sdram_dq[8]~input\, sdram_dq[8]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[8]\, u0|sdram_controller_0|za_data[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[20], TempControllerRoom, 1
instance = comp, \sdram_dq[9]~input\, sdram_dq[9]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[9]\, u0|sdram_controller_0|za_data[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_001|src0_valid~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~0\, u0|core0|cpu|Equal62~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_rdctl\, u0|core0|cpu|D_op_rdctl, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_rd_ctl_reg\, u0|core0|cpu|R_ctrl_rd_ctl_reg, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~6\, u0|core0|cpu|Equal62~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~7\, u0|core0|cpu|Equal62~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_br_cmp~5\, u0|core0|cpu|D_ctrl_br_cmp~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_br_cmp~2\, u0|core0|cpu|D_ctrl_br_cmp~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_br_nxt~0\, u0|core0|cpu|R_ctrl_br_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_br_nxt~1\, u0|core0|cpu|R_ctrl_br_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~5\, u0|core0|cpu|Equal0~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~7\, u0|core0|cpu|Equal0~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_br_cmp~3\, u0|core0|cpu|D_ctrl_br_cmp~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_br_cmp~4\, u0|core0|cpu|D_ctrl_br_cmp~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_br_cmp\, u0|core0|cpu|R_ctrl_br_cmp, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_alu_result~0\, u0|core0|cpu|E_alu_result~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|Equal2~0\, u0|uart_0|the_soc_uart_0_regs|Equal2~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~18, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1\, u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|read_accepted\, u0|mm_interconnect_0|core0_data_master_translator|read_accepted, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[5]~17\, u0|core0|cpu|R_src2_lo[5]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[5]\, u0|core0|cpu|E_src2[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~22\, u0|core0|cpu|Add1~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_aligning_data_nxt~0\, u0|core0|cpu|av_ld_aligning_data_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_mem32~0\, u0|core0|cpu|D_ctrl_mem32~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_aligning_data_nxt~1\, u0|core0|cpu|av_ld_aligning_data_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_aligning_data_nxt~2\, u0|core0|cpu|av_ld_aligning_data_nxt~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_aligning_data\, u0|core0|cpu|av_ld_aligning_data, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[0]~0\, u0|gpio_0|data_out[0]~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[0]~32\, u0|timer_0|internal_counter[0]~32, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[0]~0\, u0|timer_0|period_l_register[0]~0, TempControllerRoom, 1
instance = comp, \sdram_dq[12]~input\, sdram_dq[12]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[12]\, u0|sdram_controller_0|za_data[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[28], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[28]~41\, u0|core0|cpu|F_iw[28]~41, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[28]~42\, u0|core0|cpu|F_iw[28]~42, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[28]\, u0|core0|cpu|D_iw[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[29], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[29]~39\, u0|core0|cpu|F_iw[29]~39, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[29]~40\, u0|core0|cpu|F_iw[29]~40, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[29]\, u0|core0|cpu|D_iw[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[23], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~21, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~0\, u0|mm_interconnect_0|rsp_mux|src_data[8]~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~7\, u0|timer_0|counter_snapshot[8]~7, TempControllerRoom, 1
instance = comp, \u0|timer_0|snap_strobe~2\, u0|timer_0|snap_strobe~2, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[8]\, u0|timer_0|counter_snapshot[8], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[24]\, u0|timer_0|counter_snapshot[24], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[8]~35\, u0|timer_0|read_mux_out[8]~35, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[10]~25\, u0|core0|cpu|W_rf_wr_data[10]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[11]~24\, u0|core0|cpu|W_rf_wr_data[11]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_logic_op_raw[1]~0\, u0|core0|cpu|D_logic_op_raw[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_force_xor~13\, u0|core0|cpu|D_ctrl_alu_force_xor~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_force_xor~10\, u0|core0|cpu|D_ctrl_alu_force_xor~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~6\, u0|core0|cpu|Equal0~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_force_xor~11\, u0|core0|cpu|D_ctrl_alu_force_xor~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_force_xor~12\, u0|core0|cpu|D_ctrl_alu_force_xor~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_logic_op[1]~0\, u0|core0|cpu|D_logic_op[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_logic_op[1]\, u0|core0|cpu|R_logic_op[1], TempControllerRoom, 1
instance = comp, \sdram_dq[2]~input\, sdram_dq[2]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[2]\, u0|sdram_controller_0|za_data[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[18], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[18]~59\, u0|core0|cpu|F_iw[18]~59, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[3]~feeder\, u0|core0|cpu|d_writedata[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[3]\, u0|core0|cpu|d_writedata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[43]\, u0|mm_interconnect_0|cmd_mux|src_data[43], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|wait_for_one_post_bret_inst~0\, u0|core0|cpu|wait_for_one_post_bret_inst~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|wait_for_one_post_bret_inst\, u0|core0|cpu|wait_for_one_post_bret_inst, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_pending_nxt~0\, u0|core0|cpu|hbreak_pending_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_pending\, u0|core0|cpu|hbreak_pending, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_req~0\, u0|core0|cpu|hbreak_req~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[18]~63\, u0|core0|cpu|F_iw[18]~63, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[18]\, u0|core0|cpu|D_iw[18], TempControllerRoom, 1
instance = comp, \sdram_dq[15]~input\, sdram_dq[15]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[15]\, u0|sdram_controller_0|za_data[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[25], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0\, u0|mm_interconnect_0|rsp_demux|src0_valid~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5\, u0|mm_interconnect_0|rsp_mux|src_payload~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[0]~7\, u0|core0|cpu|av_ld_byte2_data[0]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~6\, u0|core0|cpu|av_ld_byte3_data_nxt~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~7\, u0|core0|cpu|av_ld_byte3_data_nxt~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[0]\, u0|core0|cpu|av_ld_byte3_data[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[0]\, u0|core0|cpu|av_ld_byte2_data[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[16]~12\, u0|core0|cpu|E_src2[16]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[7]~feeder\, u0|core0|cpu|d_writedata[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[7]\, u0|core0|cpu|d_writedata[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14\, u0|mm_interconnect_0|cmd_mux|src_payload~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15\, u0|mm_interconnect_0|cmd_mux|src_payload~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[9]~0\, u0|core0|cpu|E_st_data[9]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[9]\, u0|core0|cpu|d_writedata[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16\, u0|mm_interconnect_0|cmd_mux|src_payload~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[12]~4\, u0|core0|cpu|E_st_data[12]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[12]\, u0|core0|cpu|d_writedata[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9\, u0|mm_interconnect_0|cmd_mux|src_payload~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[2]~5\, u0|core0|cpu|av_ld_byte2_data[2]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~2\, u0|core0|cpu|av_ld_byte3_data_nxt~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~3\, u0|core0|cpu|av_ld_byte3_data_nxt~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[2]\, u0|core0|cpu|av_ld_byte3_data[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[2]\, u0|core0|cpu|av_ld_byte2_data[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[20]~8\, u0|core0|cpu|E_src2[20]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~10\, u0|core0|cpu|Equal0~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_logic~0\, u0|core0|cpu|D_ctrl_logic~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3\, u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4\, u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_unsigned_lo_imm16\, u0|core0|cpu|R_ctrl_unsigned_lo_imm16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~5\, u0|core0|cpu|Equal62~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~5\, u0|core0|cpu|D_ctrl_force_src2_zero~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~9\, u0|core0|cpu|Equal62~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~3\, u0|core0|cpu|D_ctrl_force_src2_zero~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~11\, u0|core0|cpu|Equal62~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~4\, u0|core0|cpu|D_ctrl_force_src2_zero~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~19\, u0|core0|cpu|D_ctrl_force_src2_zero~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~20\, u0|core0|cpu|D_ctrl_force_src2_zero~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~21\, u0|core0|cpu|D_ctrl_force_src2_zero~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_force_src2_zero\, u0|core0|cpu|R_ctrl_force_src2_zero, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_hi~0\, u0|core0|cpu|R_src2_hi~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[20]\, u0|core0|cpu|E_src2[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[25]~3\, u0|core0|cpu|E_src2[25]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[25]\, u0|core0|cpu|E_src2[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~2\, u0|core0|cpu|Add1~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[26]~2\, u0|core0|cpu|E_src2[26]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[26]\, u0|core0|cpu|E_src2[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~0\, u0|core0|cpu|av_ld_byte3_data_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~1\, u0|core0|cpu|av_ld_byte3_data_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[3]\, u0|core0|cpu|av_ld_byte3_data[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~8\, u0|core0|cpu|av_ld_byte3_data_nxt~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~9\, u0|core0|cpu|av_ld_byte3_data_nxt~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[4]\, u0|core0|cpu|av_ld_byte3_data[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[28]~31\, u0|core0|cpu|W_rf_wr_data[28]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~14\, u0|core0|cpu|av_ld_byte3_data_nxt~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~15\, u0|core0|cpu|av_ld_byte3_data_nxt~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[5]\, u0|core0|cpu|av_ld_byte3_data[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~12\, u0|core0|cpu|av_ld_byte3_data_nxt~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~13\, u0|core0|cpu|av_ld_byte3_data_nxt~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[6]\, u0|core0|cpu|av_ld_byte3_data[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[31]~21\, u0|core0|cpu|R_src1[31]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[31]\, u0|core0|cpu|E_src1[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_hi[15]~1\, u0|core0|cpu|R_src2_hi[15]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_hi[15]~2\, u0|core0|cpu|R_src2_hi[15]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[31]\, u0|core0|cpu|E_src2[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[31]~28\, u0|core0|cpu|E_logic_result[31]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_subtract~2\, u0|core0|cpu|D_ctrl_alu_subtract~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_invert_arith_src_msb~0\, u0|core0|cpu|E_invert_arith_src_msb~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_invert_arith_src_msb~1\, u0|core0|cpu|E_invert_arith_src_msb~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_invert_arith_src_msb\, u0|core0|cpu|E_invert_arith_src_msb, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~89\, u0|core0|cpu|Add1~89, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_arith_src1[31]\, u0|core0|cpu|E_arith_src1[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[30]~13\, u0|core0|cpu|E_src2[30]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[30]\, u0|core0|cpu|E_src2[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~90\, u0|core0|cpu|Add1~90, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[29]~22\, u0|core0|cpu|R_src1[29]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[29]\, u0|core0|cpu|E_src1[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[28]~19\, u0|core0|cpu|R_src1[28]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[28]\, u0|core0|cpu|E_src1[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[28]~0\, u0|core0|cpu|E_src2[28]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[28]\, u0|core0|cpu|E_src2[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~86\, u0|core0|cpu|Add1~86, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[27]~1\, u0|core0|cpu|E_src2[27]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[27]\, u0|core0|cpu|E_src2[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~0\, u0|core0|cpu|Add1~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~1\, u0|core0|cpu|Add1~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[24]~4\, u0|core0|cpu|E_src2[24]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[24]\, u0|core0|cpu|E_src2[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~3\, u0|core0|cpu|Add1~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[23]~5\, u0|core0|cpu|E_src2[23]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[23]\, u0|core0|cpu|E_src2[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~4\, u0|core0|cpu|Add1~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[22]~6\, u0|core0|cpu|E_src2[22]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[22]\, u0|core0|cpu|E_src2[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~5\, u0|core0|cpu|Add1~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[21]~7\, u0|core0|cpu|E_src2[21]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[21]\, u0|core0|cpu|E_src2[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~6\, u0|core0|cpu|Add1~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[21]~5\, u0|core0|cpu|E_src1[21]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~7\, u0|core0|cpu|Add1~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~9\, u0|core0|cpu|Add1~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[18]~8\, u0|core0|cpu|E_src1[18]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[17]~9\, u0|core0|cpu|E_src1[17]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~10\, u0|core0|cpu|Add1~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[16]~10\, u0|core0|cpu|E_src1[16]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~11\, u0|core0|cpu|Add1~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[15]~7\, u0|core0|cpu|R_src2_lo[15]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[15]\, u0|core0|cpu|E_src2[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~12\, u0|core0|cpu|Add1~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[14]~8\, u0|core0|cpu|R_src2_lo[14]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[14]\, u0|core0|cpu|E_src2[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~13\, u0|core0|cpu|Add1~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[13]~13\, u0|core0|cpu|E_src1[13]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[11]~16\, u0|core0|cpu|F_pc_nxt[11]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[11]\, u0|core0|cpu|F_pc[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[7]~14\, u0|core0|cpu|F_pc_plus_one[7]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[8]~16\, u0|core0|cpu|F_pc_plus_one[8]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[9]~18\, u0|core0|cpu|F_pc_plus_one[9]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[11]~11\, u0|core0|cpu|R_src2_lo[11]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[11]\, u0|core0|cpu|E_src2[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~16\, u0|core0|cpu|Add1~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[10]~16\, u0|core0|cpu|E_src1[10]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[10]\, u0|core0|cpu|E_src1[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[9]~17\, u0|core0|cpu|E_src1[9]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[9]\, u0|core0|cpu|E_src1[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[8]~14\, u0|core0|cpu|R_src2_lo[8]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[8]\, u0|core0|cpu|E_src2[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~19\, u0|core0|cpu|Add1~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~20\, u0|core0|cpu|Add1~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[7]~19\, u0|core0|cpu|E_src1[7]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[7]\, u0|core0|cpu|E_src1[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~23\, u0|core0|cpu|Add1~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[8]~26\, u0|core0|cpu|F_iw[8]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[8]~27\, u0|core0|cpu|F_iw[8]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[8]\, u0|core0|cpu|D_iw[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[4]~24\, u0|core0|cpu|E_src1[4]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[4]\, u0|core0|cpu|E_src1[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[7]~24\, u0|core0|cpu|F_iw[7]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[7]~25\, u0|core0|cpu|F_iw[7]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[7]\, u0|core0|cpu|D_iw[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[3]~23\, u0|core0|cpu|E_src1[3]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[0]~0\, u0|core0|cpu|F_pc_plus_one[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[0]~20\, u0|core0|cpu|F_pc_nxt[0]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[0]\, u0|core0|cpu|F_pc[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[1]~2\, u0|core0|cpu|F_pc_plus_one[1]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[3]\, u0|core0|cpu|E_src1[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[2]~22\, u0|core0|cpu|E_src1[2]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[2]\, u0|core0|cpu|E_src1[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[0]~0\, u0|core0|cpu|R_src2_lo[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[1]~3\, u0|core0|cpu|R_src2_lo[1]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[1]\, u0|core0|cpu|E_src2[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~26\, u0|core0|cpu|Add1~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[0]~18\, u0|core0|cpu|R_src1[0]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[0]\, u0|core0|cpu|E_src1[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~29\, u0|core0|cpu|Add1~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~30\, u0|core0|cpu|Add1~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~32\, u0|core0|cpu|Add1~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~34\, u0|core0|cpu|Add1~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~36\, u0|core0|cpu|Add1~36, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~38\, u0|core0|cpu|Add1~38, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~40\, u0|core0|cpu|Add1~40, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~42\, u0|core0|cpu|Add1~42, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~44\, u0|core0|cpu|Add1~44, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~46\, u0|core0|cpu|Add1~46, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~48\, u0|core0|cpu|Add1~48, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~50\, u0|core0|cpu|Add1~50, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~52\, u0|core0|cpu|Add1~52, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[9]~13\, u0|core0|cpu|F_pc_nxt[9]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_opx_rsv63~0\, u0|core0|cpu|D_op_opx_rsv63~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_crst\, u0|core0|cpu|D_op_crst, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_crst\, u0|core0|cpu|R_ctrl_crst, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[9]~14\, u0|core0|cpu|F_pc_nxt[9]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[9]\, u0|core0|cpu|F_pc[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[10]~20\, u0|core0|cpu|F_pc_plus_one[10]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~15\, u0|core0|cpu|Add1~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[12]~14\, u0|core0|cpu|E_src1[12]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[12]\, u0|core0|cpu|E_src1[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~54\, u0|core0|cpu|Add1~54, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[10]~17\, u0|core0|cpu|F_pc_nxt[10]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[10]\, u0|core0|cpu|F_pc[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[11]~22\, u0|core0|cpu|F_pc_plus_one[11]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[13]\, u0|core0|cpu|E_src1[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~56\, u0|core0|cpu|Add1~56, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~58\, u0|core0|cpu|Add1~58, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~60\, u0|core0|cpu|Add1~60, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~62\, u0|core0|cpu|Add1~62, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[14]~11\, u0|core0|cpu|F_pc_nxt[14]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[14]\, u0|core0|cpu|F_pc[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[12]~24\, u0|core0|cpu|F_pc_plus_one[12]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[12]~15\, u0|core0|cpu|F_pc_nxt[12]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[12]\, u0|core0|cpu|F_pc[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[13]~26\, u0|core0|cpu|F_pc_plus_one[13]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[13]~12\, u0|core0|cpu|F_pc_nxt[13]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[13]\, u0|core0|cpu|F_pc[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[14]~28\, u0|core0|cpu|F_pc_plus_one[14]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[16]\, u0|core0|cpu|E_src1[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~64\, u0|core0|cpu|Add1~64, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[15]~10\, u0|core0|cpu|F_pc_nxt[15]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[15]\, u0|core0|cpu|F_pc[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[15]~30\, u0|core0|cpu|F_pc_plus_one[15]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[17]\, u0|core0|cpu|E_src1[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~66\, u0|core0|cpu|Add1~66, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[16]~9\, u0|core0|cpu|F_pc_nxt[16]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[16]\, u0|core0|cpu|F_pc[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[16]~32\, u0|core0|cpu|F_pc_plus_one[16]~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[18]\, u0|core0|cpu|E_src1[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~68\, u0|core0|cpu|Add1~68, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~70\, u0|core0|cpu|Add1~70, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~72\, u0|core0|cpu|Add1~72, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[19]~6\, u0|core0|cpu|F_pc_nxt[19]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[19]\, u0|core0|cpu|F_pc[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[17]~34\, u0|core0|cpu|F_pc_plus_one[17]~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[18]~36\, u0|core0|cpu|F_pc_plus_one[18]~36, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[18]~7\, u0|core0|cpu|F_pc_nxt[18]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[18]\, u0|core0|cpu|F_pc[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[19]~38\, u0|core0|cpu|F_pc_plus_one[19]~38, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[21]\, u0|core0|cpu|E_src1[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~74\, u0|core0|cpu|Add1~74, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~76\, u0|core0|cpu|Add1~76, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~78\, u0|core0|cpu|Add1~78, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~80\, u0|core0|cpu|Add1~80, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~82\, u0|core0|cpu|Add1~82, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~84\, u0|core0|cpu|Add1~84, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~87\, u0|core0|cpu|Add1~87, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~92\, u0|core0|cpu|Add1~92, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~94\, u0|core0|cpu|Add1~94, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~96\, u0|core0|cpu|Add1~96, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[31]~30\, u0|core0|cpu|W_alu_result[31]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot_right~0\, u0|core0|cpu|D_ctrl_shift_rot_right~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot_right~1\, u0|core0|cpu|D_ctrl_shift_rot_right~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_shift_rot_right\, u0|core0|cpu|R_ctrl_shift_rot_right, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[30]~28\, u0|core0|cpu|E_shift_rot_result_nxt[30]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[30]\, u0|core0|cpu|E_shift_rot_result[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[29]~24\, u0|core0|cpu|E_shift_rot_result_nxt[29]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[29]\, u0|core0|cpu|E_shift_rot_result[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[28]~16\, u0|core0|cpu|E_shift_rot_result_nxt[28]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[28]\, u0|core0|cpu|E_shift_rot_result[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[27]~0\, u0|core0|cpu|E_shift_rot_result_nxt[27]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[27]\, u0|core0|cpu|E_shift_rot_result[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[26]~4\, u0|core0|cpu|E_shift_rot_result_nxt[26]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[26]\, u0|core0|cpu|E_shift_rot_result[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[25]~1\, u0|core0|cpu|E_shift_rot_result_nxt[25]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[25]\, u0|core0|cpu|E_shift_rot_result[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[24]~2\, u0|core0|cpu|E_shift_rot_result_nxt[24]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[24]\, u0|core0|cpu|E_shift_rot_result[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[23]~3\, u0|core0|cpu|E_shift_rot_result_nxt[23]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[23]\, u0|core0|cpu|E_shift_rot_result[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[22]~5\, u0|core0|cpu|E_shift_rot_result_nxt[22]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[22]\, u0|core0|cpu|E_shift_rot_result[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[21]~6\, u0|core0|cpu|E_shift_rot_result_nxt[21]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[21]\, u0|core0|cpu|E_shift_rot_result[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[20]~7\, u0|core0|cpu|E_shift_rot_result_nxt[20]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[20]\, u0|core0|cpu|E_shift_rot_result[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[19]~8\, u0|core0|cpu|E_shift_rot_result_nxt[19]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[19]\, u0|core0|cpu|E_shift_rot_result[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[18]~9\, u0|core0|cpu|E_shift_rot_result_nxt[18]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[18]\, u0|core0|cpu|E_shift_rot_result[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[17]~10\, u0|core0|cpu|E_shift_rot_result_nxt[17]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[17]\, u0|core0|cpu|E_shift_rot_result[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[16]~11\, u0|core0|cpu|E_shift_rot_result_nxt[16]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[16]\, u0|core0|cpu|E_shift_rot_result[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[15]~12\, u0|core0|cpu|E_shift_rot_result_nxt[15]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[15]\, u0|core0|cpu|E_shift_rot_result[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[14]~13\, u0|core0|cpu|E_shift_rot_result_nxt[14]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[14]\, u0|core0|cpu|E_shift_rot_result[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[13]~14\, u0|core0|cpu|E_shift_rot_result_nxt[13]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[13]\, u0|core0|cpu|E_shift_rot_result[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[12]~15\, u0|core0|cpu|E_shift_rot_result_nxt[12]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[12]\, u0|core0|cpu|E_shift_rot_result[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[11]~17\, u0|core0|cpu|E_shift_rot_result_nxt[11]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[11]\, u0|core0|cpu|E_shift_rot_result[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[10]~18\, u0|core0|cpu|E_shift_rot_result_nxt[10]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[10]\, u0|core0|cpu|E_shift_rot_result[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[9]~19\, u0|core0|cpu|E_shift_rot_result_nxt[9]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[9]\, u0|core0|cpu|E_shift_rot_result[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[8]~20\, u0|core0|cpu|E_shift_rot_result_nxt[8]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[8]\, u0|core0|cpu|E_shift_rot_result[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[7]~21\, u0|core0|cpu|E_shift_rot_result_nxt[7]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[7]\, u0|core0|cpu|E_shift_rot_result[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[6]~23\, u0|core0|cpu|E_shift_rot_result_nxt[6]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[6]\, u0|core0|cpu|E_shift_rot_result[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[5]~22\, u0|core0|cpu|E_shift_rot_result_nxt[5]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[5]\, u0|core0|cpu|E_shift_rot_result[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[4]~25\, u0|core0|cpu|E_shift_rot_result_nxt[4]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[4]\, u0|core0|cpu|E_shift_rot_result[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[3]~27\, u0|core0|cpu|E_shift_rot_result_nxt[3]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[3]\, u0|core0|cpu|E_shift_rot_result[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[2]~26\, u0|core0|cpu|E_shift_rot_result_nxt[2]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[2]\, u0|core0|cpu|E_shift_rot_result[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[1]~29\, u0|core0|cpu|E_shift_rot_result_nxt[1]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[1]\, u0|core0|cpu|E_shift_rot_result[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[0]~30\, u0|core0|cpu|E_shift_rot_result_nxt[0]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[0]\, u0|core0|cpu|E_shift_rot_result[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~1\, u0|core0|cpu|Equal62~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_logical~0\, u0|core0|cpu|D_ctrl_shift_logical~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~4\, u0|core0|cpu|Equal62~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_logical~1\, u0|core0|cpu|D_ctrl_shift_logical~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_logical~2\, u0|core0|cpu|D_ctrl_shift_logical~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_shift_logical\, u0|core0|cpu|R_ctrl_shift_logical, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_rot_right_nxt~0\, u0|core0|cpu|R_ctrl_rot_right_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_rot_right\, u0|core0|cpu|R_ctrl_rot_right, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_fill_bit~0\, u0|core0|cpu|E_shift_rot_fill_bit~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result_nxt[31]~31\, u0|core0|cpu|E_shift_rot_result_nxt[31]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_result[31]\, u0|core0|cpu|E_shift_rot_result[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot~1\, u0|core0|cpu|D_ctrl_shift_rot~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot~2\, u0|core0|cpu|D_ctrl_shift_rot~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~2\, u0|core0|cpu|Equal62~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~3\, u0|core0|cpu|Equal62~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot~0\, u0|core0|cpu|D_ctrl_shift_rot~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_shift_rot~3\, u0|core0|cpu|D_ctrl_shift_rot~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_shift_rot\, u0|core0|cpu|R_ctrl_shift_rot, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[31]\, u0|core0|cpu|W_alu_result[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~10\, u0|core0|cpu|av_ld_byte3_data_nxt~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~11\, u0|core0|cpu|av_ld_byte3_data_nxt~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[7]\, u0|core0|cpu|av_ld_byte3_data[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[31]~33\, u0|core0|cpu|W_rf_wr_data[31]~33, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[30]~20\, u0|core0|cpu|R_src1[30]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[30]\, u0|core0|cpu|E_src1[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[30]~27\, u0|core0|cpu|E_logic_result[30]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[30]~29\, u0|core0|cpu|W_alu_result[30]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[30]\, u0|core0|cpu|W_alu_result[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[30]~32\, u0|core0|cpu|W_rf_wr_data[30]~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[29]~14\, u0|core0|cpu|E_src2[29]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[29]\, u0|core0|cpu|E_src2[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~91\, u0|core0|cpu|Add1~91, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[29]~29\, u0|core0|cpu|E_logic_result[29]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[29]~31\, u0|core0|cpu|W_alu_result[29]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[29]\, u0|core0|cpu|W_alu_result[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[29]~34\, u0|core0|cpu|W_rf_wr_data[29]~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[27]~16\, u0|core0|cpu|R_src1[27]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[27]\, u0|core0|cpu|E_src1[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[27]~0\, u0|core0|cpu|E_logic_result[27]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[27]~1\, u0|core0|cpu|W_alu_result[27]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[27]\, u0|core0|cpu|W_alu_result[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[27]~8\, u0|core0|cpu|W_rf_wr_data[27]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[26]~0\, u0|core0|cpu|E_src1[26]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[24]~0\, u0|core0|cpu|F_pc_nxt[24]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[24]~1\, u0|core0|cpu|F_pc_nxt[24]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[24]\, u0|core0|cpu|F_pc[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[20]~40\, u0|core0|cpu|F_pc_plus_one[20]~40, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[20]~5\, u0|core0|cpu|F_pc_nxt[20]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[20]\, u0|core0|cpu|F_pc[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[21]~42\, u0|core0|cpu|F_pc_plus_one[21]~42, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[21]~4\, u0|core0|cpu|F_pc_nxt[21]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[21]\, u0|core0|cpu|F_pc[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[22]~44\, u0|core0|cpu|F_pc_plus_one[22]~44, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[22]~3\, u0|core0|cpu|F_pc_nxt[22]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[22]\, u0|core0|cpu|F_pc[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[23]~46\, u0|core0|cpu|F_pc_plus_one[23]~46, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[23]~2\, u0|core0|cpu|F_pc_nxt[23]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[23]\, u0|core0|cpu|F_pc[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[24]~48\, u0|core0|cpu|F_pc_plus_one[24]~48, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[26]\, u0|core0|cpu|E_src1[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[26]~4\, u0|core0|cpu|E_logic_result[26]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[26]~2\, u0|core0|cpu|W_alu_result[26]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[26]\, u0|core0|cpu|W_alu_result[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[26]~9\, u0|core0|cpu|W_rf_wr_data[26]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[25]~1\, u0|core0|cpu|E_src1[25]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[25]\, u0|core0|cpu|E_src1[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[25]~1\, u0|core0|cpu|E_logic_result[25]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[25]~3\, u0|core0|cpu|W_alu_result[25]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[25]\, u0|core0|cpu|W_alu_result[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~4\, u0|core0|cpu|av_ld_byte3_data_nxt~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data_nxt~5\, u0|core0|cpu|av_ld_byte3_data_nxt~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte3_data[1]\, u0|core0|cpu|av_ld_byte3_data[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[25]~10\, u0|core0|cpu|W_rf_wr_data[25]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[24]~2\, u0|core0|cpu|E_src1[24]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[24]\, u0|core0|cpu|E_src1[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[24]~2\, u0|core0|cpu|E_logic_result[24]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[24]~4\, u0|core0|cpu|W_alu_result[24]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[24]\, u0|core0|cpu|W_alu_result[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[24]~11\, u0|core0|cpu|W_rf_wr_data[24]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[23]~3\, u0|core0|cpu|E_src1[23]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[23]\, u0|core0|cpu|E_src1[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[23]~3\, u0|core0|cpu|E_logic_result[23]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[23]~5\, u0|core0|cpu|W_alu_result[23]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[23]\, u0|core0|cpu|W_alu_result[23], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[7]~0\, u0|core0|cpu|av_ld_byte2_data[7]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[7]\, u0|core0|cpu|av_ld_byte2_data[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[23]~12\, u0|core0|cpu|W_rf_wr_data[23]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[22]~4\, u0|core0|cpu|E_src1[22]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[22]\, u0|core0|cpu|E_src1[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[22]~5\, u0|core0|cpu|E_logic_result[22]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[22]~6\, u0|core0|cpu|W_alu_result[22]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[22]\, u0|core0|cpu|W_alu_result[22], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[6]~1\, u0|core0|cpu|av_ld_byte2_data[6]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[6]\, u0|core0|cpu|av_ld_byte2_data[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[22]~13\, u0|core0|cpu|W_rf_wr_data[22]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[26]~2\, u0|core0|cpu|d_writedata[26]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[26]\, u0|core0|cpu|d_writedata[26], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26\, u0|mm_interconnect_0|cmd_mux|src_payload~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[27]~3\, u0|core0|cpu|d_writedata[27]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[27]\, u0|core0|cpu|d_writedata[27], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25\, u0|mm_interconnect_0|cmd_mux|src_payload~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[28]~4\, u0|core0|cpu|d_writedata[28]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[28]\, u0|core0|cpu|d_writedata[28], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24\, u0|mm_interconnect_0|cmd_mux|src_payload~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[29]~5\, u0|core0|cpu|d_writedata[29]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[29]\, u0|core0|cpu|d_writedata[29], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23\, u0|mm_interconnect_0|cmd_mux|src_payload~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[33]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[33], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[30]~6\, u0|core0|cpu|d_writedata[30]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[30]\, u0|core0|cpu|d_writedata[30], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22\, u0|mm_interconnect_0|cmd_mux|src_payload~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[31]~7\, u0|core0|cpu|d_writedata[31]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[31]\, u0|core0|cpu|d_writedata[31], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~32\, u0|mm_interconnect_0|cmd_mux|src_payload~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_mem_byte_en[3]~2\, u0|core0|cpu|E_mem_byte_en[3]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_byteenable[3]\, u0|core0|cpu|d_byteenable[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35]\, u0|mm_interconnect_0|cmd_mux|src_data[35], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[21], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[21], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[5]~2\, u0|core0|cpu|av_ld_byte2_data[5]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[5]\, u0|core0|cpu|av_ld_byte2_data[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[21]~14\, u0|core0|cpu|W_rf_wr_data[21]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[20]~6\, u0|core0|cpu|E_src1[20]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[20]\, u0|core0|cpu|E_src1[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[20]~7\, u0|core0|cpu|E_logic_result[20]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[20]~8\, u0|core0|cpu|W_alu_result[20]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[20]\, u0|core0|cpu|W_alu_result[20], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[4]~3\, u0|core0|cpu|av_ld_byte2_data[4]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[4]\, u0|core0|cpu|av_ld_byte2_data[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[20]~15\, u0|core0|cpu|W_rf_wr_data[20]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[19]~7\, u0|core0|cpu|E_src1[19]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[19]\, u0|core0|cpu|E_src1[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[19]~8\, u0|core0|cpu|E_logic_result[19]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[19]~9\, u0|core0|cpu|W_alu_result[19]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[19]\, u0|core0|cpu|W_alu_result[19], TempControllerRoom, 1
instance = comp, \sdram_dq[3]~input\, sdram_dq[3]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[3]\, u0|sdram_controller_0|za_data[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[3]~4\, u0|core0|cpu|av_ld_byte2_data[3]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[3]\, u0|core0|cpu|av_ld_byte2_data[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[19]~16\, u0|core0|cpu|W_rf_wr_data[19]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[18]~10\, u0|core0|cpu|E_src2[18]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[18]\, u0|core0|cpu|E_src2[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[18]~9\, u0|core0|cpu|E_logic_result[18]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[18]~10\, u0|core0|cpu|W_alu_result[18]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[18]\, u0|core0|cpu|W_alu_result[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[18]~17\, u0|core0|cpu|W_rf_wr_data[18]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[17]~11\, u0|core0|cpu|E_src2[17]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[17]\, u0|core0|cpu|E_src2[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[17]~10\, u0|core0|cpu|E_logic_result[17]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[17]~11\, u0|core0|cpu|W_alu_result[17]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[17]\, u0|core0|cpu|W_alu_result[17], TempControllerRoom, 1
instance = comp, \sdram_dq[1]~input\, sdram_dq[1]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[1]\, u0|sdram_controller_0|za_data[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[1]~6\, u0|core0|cpu|av_ld_byte2_data[1]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte2_data[1]\, u0|core0|cpu|av_ld_byte2_data[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[17]~18\, u0|core0|cpu|W_rf_wr_data[17]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[14]~6\, u0|core0|cpu|E_st_data[14]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[14]\, u0|core0|cpu|d_writedata[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12\, u0|mm_interconnect_0|cmd_mux|src_payload~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[15]~7\, u0|core0|cpu|E_st_data[15]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[15]\, u0|core0|cpu|d_writedata[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11\, u0|mm_interconnect_0|cmd_mux|src_payload~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33]\, u0|mm_interconnect_0|cmd_mux|src_data[33], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17\, u0|mm_interconnect_0|cmd_mux|src_payload~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[6]~22\, u0|core0|cpu|F_iw[6]~22, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[6]~23\, u0|core0|cpu|F_iw[6]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[6]\, u0|core0|cpu|D_iw[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[16]\, u0|core0|cpu|E_src2[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[16]~11\, u0|core0|cpu|E_logic_result[16]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[16]~12\, u0|core0|cpu|W_alu_result[16]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[16]\, u0|core0|cpu|W_alu_result[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[16]~19\, u0|core0|cpu|W_rf_wr_data[16]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[15]~11\, u0|core0|cpu|E_src1[15]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[15]\, u0|core0|cpu|E_src1[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[15]~12\, u0|core0|cpu|E_logic_result[15]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[15]~13\, u0|core0|cpu|W_alu_result[15]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[15]\, u0|core0|cpu|W_alu_result[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[15]~20\, u0|core0|cpu|W_rf_wr_data[15]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[25]~1\, u0|core0|cpu|d_writedata[25]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[25]\, u0|core0|cpu|d_writedata[25], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27\, u0|mm_interconnect_0|cmd_mux|src_payload~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[31], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[31]~60\, u0|core0|cpu|F_iw[31]~60, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[31]~61\, u0|core0|cpu|F_iw[31]~61, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[31]\, u0|core0|cpu|D_iw[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[14]~12\, u0|core0|cpu|E_src1[14]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[14]\, u0|core0|cpu|E_src1[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[14]~13\, u0|core0|cpu|E_logic_result[14]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[14]~14\, u0|core0|cpu|W_alu_result[14]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[14]\, u0|core0|cpu|W_alu_result[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[14]~21\, u0|core0|cpu|W_rf_wr_data[14]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[24]~0\, u0|core0|cpu|d_writedata[24]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[24]\, u0|core0|cpu|d_writedata[24], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28\, u0|mm_interconnect_0|cmd_mux|src_payload~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[19]~57\, u0|core0|cpu|F_iw[19]~57, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[19]~58\, u0|core0|cpu|F_iw[19]~58, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[19]\, u0|core0|cpu|D_iw[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[13]~9\, u0|core0|cpu|R_src2_lo[13]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[13]\, u0|core0|cpu|E_src2[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~14\, u0|core0|cpu|Add1~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[13]~14\, u0|core0|cpu|E_logic_result[13]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[13]~15\, u0|core0|cpu|W_alu_result[13]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[13]\, u0|core0|cpu|W_alu_result[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[13]~22\, u0|core0|cpu|W_rf_wr_data[13]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[12]~10\, u0|core0|cpu|R_src2_lo[12]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[12]\, u0|core0|cpu|E_src2[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[12]~15\, u0|core0|cpu|E_logic_result[12]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[12]~16\, u0|core0|cpu|W_alu_result[12]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[12]\, u0|core0|cpu|W_alu_result[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1\, u0|mm_interconnect_0|rsp_mux|src_payload~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[12]\, u0|timer_0|counter_snapshot[12], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[28]\, u0|timer_0|counter_snapshot[28], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[12]~23\, u0|timer_0|read_mux_out[12]~23, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[12]~feeder\, u0|timer_0|period_h_register[12]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_wr_strobe\, u0|timer_0|period_h_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[12]\, u0|timer_0|period_h_register[12], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[12]\, u0|timer_0|period_l_register[12], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~22\, u0|timer_0|read_mux_out~22, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[12]~24\, u0|timer_0|read_mux_out[12]~24, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[12]\, u0|timer_0|readdata[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0\, u0|mm_interconnect_0|router|Equal3~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0\, u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|Equal2~4\, u0|uart_0|the_soc_uart_0_regs|Equal2~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0\, u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe\, u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[12]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[12], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data~11\, u0|uart_0|the_soc_uart_0_regs|selected_read_data~11, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[12]\, u0|uart_0|the_soc_uart_0_regs|readdata[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24\, u0|mm_interconnect_0|rsp_mux|src_payload~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[12]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23\, u0|mm_interconnect_0|rsp_mux|src_payload~23, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25\, u0|mm_interconnect_0|rsp_mux|src_payload~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[4]~3\, u0|core0|cpu|av_ld_byte1_data[4]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data_en~0\, u0|core0|cpu|av_ld_byte1_data_en~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[4]\, u0|core0|cpu|av_ld_byte1_data[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[12]~23\, u0|core0|cpu|W_rf_wr_data[12]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[9]~13\, u0|core0|cpu|R_src2_lo[9]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[9]\, u0|core0|cpu|E_src2[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~18\, u0|core0|cpu|Add1~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[9]~19\, u0|core0|cpu|E_logic_result[9]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[9]~19\, u0|core0|cpu|W_alu_result[9]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[9]\, u0|core0|cpu|W_alu_result[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[9]~26\, u0|core0|cpu|W_rf_wr_data[9]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[8]~1\, u0|core0|cpu|E_st_data[8]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[8]\, u0|core0|cpu|d_writedata[8], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[8]~feeder\, u0|timer_0|period_h_register[8]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[8]\, u0|timer_0|period_h_register[8], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[8]~5\, u0|timer_0|period_l_register[8]~5, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[8]\, u0|timer_0|period_l_register[8], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~34\, u0|timer_0|read_mux_out~34, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[8]~36\, u0|timer_0|read_mux_out[8]~36, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[8]\, u0|timer_0|readdata[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe\, u0|uart_0|the_soc_uart_0_regs|control_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[8]\, u0|uart_0|the_soc_uart_0_regs|control_reg[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|Equal2~3\, u0|uart_0|the_soc_uart_0_regs|Equal2~3, TempControllerRoom, 1
instance = comp, \uart0_rx~input\, uart0_rx~input, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1\, u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder\, u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]\, u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1\, u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rxd_edge\, u0|uart_0|the_soc_uart_0_rx|rxd_edge, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[10], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~0\, u0|uart_0|the_soc_uart_0_rx|Add0~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~2\, u0|uart_0|the_soc_uart_0_rx|Add0~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[2]~feeder\, u0|core0|cpu|d_writedata[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[2]\, u0|core0|cpu|d_writedata[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~4\, u0|uart_0|the_soc_uart_0_rx|Add0~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~6\, u0|uart_0|the_soc_uart_0_rx|Add0~6, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~8\, u0|uart_0|the_soc_uart_0_rx|Add0~8, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~10\, u0|uart_0|the_soc_uart_0_rx|Add0~10, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~12\, u0|uart_0|the_soc_uart_0_rx|Add0~12, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~14\, u0|uart_0|the_soc_uart_0_rx|Add0~14, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~16\, u0|uart_0|the_soc_uart_0_rx|Add0~16, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~18\, u0|uart_0|the_soc_uart_0_rx|Add0~18, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~20\, u0|uart_0|the_soc_uart_0_rx|Add0~20, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[11], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~22\, u0|uart_0|the_soc_uart_0_rx|Add0~22, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Equal0~1\, u0|uart_0|the_soc_uart_0_rx|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Equal0~3\, u0|uart_0|the_soc_uart_0_rx|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Equal0~2\, u0|uart_0|the_soc_uart_0_rx|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~24\, u0|uart_0|the_soc_uart_0_rx|Add0~24, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[13], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~26\, u0|uart_0|the_soc_uart_0_rx|Add0~26, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[14], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~28\, u0|uart_0|the_soc_uart_0_rx|Add0~28, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]\, u0|uart_0|the_soc_uart_0_regs|baud_divisor[15], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Add0~30\, u0|uart_0|the_soc_uart_0_rx|Add0~30, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[15]\, u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[15], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Equal0~0\, u0|uart_0|the_soc_uart_0_rx|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|Equal0~4\, u0|uart_0|the_soc_uart_0_rx|Equal0~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2\, u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|baud_clk_en\, u0|uart_0|the_soc_uart_0_rx|baud_clk_en, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|always4~0\, u0|uart_0|the_soc_uart_0_rx|always4~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|do_start_rx\, u0|uart_0|the_soc_uart_0_rx|do_start_rx, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\, u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|WideOr0~0\, u0|uart_0|the_soc_uart_0_rx|WideOr0~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|WideOr0~1\, u0|uart_0|the_soc_uart_0_rx|WideOr0~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|WideOr0~2\, u0|uart_0|the_soc_uart_0_rx|WideOr0~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3\, u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|got_new_char\, u0|uart_0|the_soc_uart_0_rx|got_new_char, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|framing_error~0\, u0|uart_0|the_soc_uart_0_rx|framing_error~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|framing_error~1\, u0|uart_0|the_soc_uart_0_rx|framing_error~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|framing_error\, u0|uart_0|the_soc_uart_0_rx|framing_error, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe\, u0|uart_0|the_soc_uart_0_regs|status_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|Equal2~1\, u0|uart_0|the_soc_uart_0_regs|Equal2~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0\, u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0\, u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer\, u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[0]\, u0|uart_0|the_soc_uart_0_regs|tx_data[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[1]\, u0|uart_0|the_soc_uart_0_regs|tx_data[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[2]\, u0|uart_0|the_soc_uart_0_regs|tx_data[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[6]\, u0|uart_0|the_soc_uart_0_regs|tx_data[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|always4~0\, u0|uart_0|the_soc_uart_0_tx|always4~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|Equal0~1\, u0|uart_0|the_soc_uart_0_tx|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|Equal0~2\, u0|uart_0|the_soc_uart_0_tx|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]\, u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|Equal0~3\, u0|uart_0|the_soc_uart_0_tx|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|Equal0~0\, u0|uart_0|the_soc_uart_0_tx|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|Equal0~4\, u0|uart_0|the_soc_uart_0_tx|Equal0~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|baud_clk_en\, u0|uart_0|the_soc_uart_0_tx|baud_clk_en, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[7]\, u0|uart_0|the_soc_uart_0_regs|tx_data[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[5]\, u0|uart_0|the_soc_uart_0_regs|tx_data[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[4]\, u0|uart_0|the_soc_uart_0_regs|tx_data[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder\, u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|tx_data[3]\, u0|uart_0|the_soc_uart_0_regs|tx_data[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|pre_txd~1\, u0|uart_0|the_soc_uart_0_tx|pre_txd~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|pre_txd~0\, u0|uart_0|the_soc_uart_0_tx|pre_txd~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\, u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|WideOr0\, u0|uart_0|the_soc_uart_0_tx|WideOr0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0\, u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|do_load_shifter\, u0|uart_0|the_soc_uart_0_tx|do_load_shifter, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_ready~0\, u0|uart_0|the_soc_uart_0_tx|tx_ready~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_ready\, u0|uart_0|the_soc_uart_0_tx|tx_ready, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0\, u0|uart_0|the_soc_uart_0_tx|tx_overrun~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_overrun~1\, u0|uart_0|the_soc_uart_0_tx|tx_overrun~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_overrun\, u0|uart_0|the_soc_uart_0_tx|tx_overrun, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|break_detect~0\, u0|uart_0|the_soc_uart_0_rx|break_detect~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|break_detect\, u0|uart_0|the_soc_uart_0_rx|break_detect, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0\, u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|Equal2~2\, u0|uart_0|the_soc_uart_0_regs|Equal2~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2\, u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1\, u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_char_ready\, u0|uart_0|the_soc_uart_0_rx|rx_char_ready, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_overrun~0\, u0|uart_0|the_soc_uart_0_rx|rx_overrun~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_overrun\, u0|uart_0|the_soc_uart_0_rx|rx_overrun, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0\, u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[8]\, u0|uart_0|the_soc_uart_0_regs|readdata[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~5\, u0|mm_interconnect_0|rsp_mux|src_data[8]~5, TempControllerRoom, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl, TempControllerRoom, 1
instance = comp, \Add0~0\, Add0~0, TempControllerRoom, 1
instance = comp, \rst_n~inputclkctrl\, rst_n~inputclkctrl, TempControllerRoom, 1
instance = comp, \curr_cnt[0]\, curr_cnt[0], TempControllerRoom, 1
instance = comp, \Add0~2\, Add0~2, TempControllerRoom, 1
instance = comp, \next_cnt[1]~0\, next_cnt[1]~0, TempControllerRoom, 1
instance = comp, \curr_cnt[1]\, curr_cnt[1], TempControllerRoom, 1
instance = comp, \Add0~4\, Add0~4, TempControllerRoom, 1
instance = comp, \curr_cnt[2]\, curr_cnt[2], TempControllerRoom, 1
instance = comp, \Add0~6\, Add0~6, TempControllerRoom, 1
instance = comp, \curr_cnt[3]\, curr_cnt[3], TempControllerRoom, 1
instance = comp, \Add0~8\, Add0~8, TempControllerRoom, 1
instance = comp, \curr_cnt[4]\, curr_cnt[4], TempControllerRoom, 1
instance = comp, \Equal1~9\, Equal1~9, TempControllerRoom, 1
instance = comp, \Add0~10\, Add0~10, TempControllerRoom, 1
instance = comp, \curr_cnt[5]\, curr_cnt[5], TempControllerRoom, 1
instance = comp, \Add0~12\, Add0~12, TempControllerRoom, 1
instance = comp, \curr_cnt[6]\, curr_cnt[6], TempControllerRoom, 1
instance = comp, \Add0~14\, Add0~14, TempControllerRoom, 1
instance = comp, \curr_cnt[7]\, curr_cnt[7], TempControllerRoom, 1
instance = comp, \Add0~16\, Add0~16, TempControllerRoom, 1
instance = comp, \curr_cnt[8]\, curr_cnt[8], TempControllerRoom, 1
instance = comp, \Equal1~8\, Equal1~8, TempControllerRoom, 1
instance = comp, \Add0~18\, Add0~18, TempControllerRoom, 1
instance = comp, \curr_cnt[9]\, curr_cnt[9], TempControllerRoom, 1
instance = comp, \Add0~20\, Add0~20, TempControllerRoom, 1
instance = comp, \curr_cnt[10]\, curr_cnt[10], TempControllerRoom, 1
instance = comp, \Add0~22\, Add0~22, TempControllerRoom, 1
instance = comp, \curr_cnt[11]\, curr_cnt[11], TempControllerRoom, 1
instance = comp, \Add0~24\, Add0~24, TempControllerRoom, 1
instance = comp, \curr_cnt[12]\, curr_cnt[12], TempControllerRoom, 1
instance = comp, \Add0~26\, Add0~26, TempControllerRoom, 1
instance = comp, \curr_cnt[13]\, curr_cnt[13], TempControllerRoom, 1
instance = comp, \Add0~28\, Add0~28, TempControllerRoom, 1
instance = comp, \curr_cnt[14]\, curr_cnt[14], TempControllerRoom, 1
instance = comp, \Add0~30\, Add0~30, TempControllerRoom, 1
instance = comp, \curr_cnt[15]\, curr_cnt[15], TempControllerRoom, 1
instance = comp, \Add0~32\, Add0~32, TempControllerRoom, 1
instance = comp, \curr_cnt[16]\, curr_cnt[16], TempControllerRoom, 1
instance = comp, \Equal1~5\, Equal1~5, TempControllerRoom, 1
instance = comp, \Equal1~6\, Equal1~6, TempControllerRoom, 1
instance = comp, \Equal1~7\, Equal1~7, TempControllerRoom, 1
instance = comp, \Add0~34\, Add0~34, TempControllerRoom, 1
instance = comp, \curr_cnt[17]\, curr_cnt[17], TempControllerRoom, 1
instance = comp, \Add0~36\, Add0~36, TempControllerRoom, 1
instance = comp, \curr_cnt[18]\, curr_cnt[18], TempControllerRoom, 1
instance = comp, \Add0~38\, Add0~38, TempControllerRoom, 1
instance = comp, \curr_cnt[19]\, curr_cnt[19], TempControllerRoom, 1
instance = comp, \Add0~40\, Add0~40, TempControllerRoom, 1
instance = comp, \curr_cnt[20]\, curr_cnt[20], TempControllerRoom, 1
instance = comp, \Add0~42\, Add0~42, TempControllerRoom, 1
instance = comp, \curr_cnt[21]\, curr_cnt[21], TempControllerRoom, 1
instance = comp, \Add0~44\, Add0~44, TempControllerRoom, 1
instance = comp, \curr_cnt[22]\, curr_cnt[22], TempControllerRoom, 1
instance = comp, \Add0~46\, Add0~46, TempControllerRoom, 1
instance = comp, \curr_cnt[23]\, curr_cnt[23], TempControllerRoom, 1
instance = comp, \Add0~48\, Add0~48, TempControllerRoom, 1
instance = comp, \curr_cnt[24]\, curr_cnt[24], TempControllerRoom, 1
instance = comp, \Equal1~2\, Equal1~2, TempControllerRoom, 1
instance = comp, \Add0~50\, Add0~50, TempControllerRoom, 1
instance = comp, \curr_cnt[25]\, curr_cnt[25], TempControllerRoom, 1
instance = comp, \Add0~52\, Add0~52, TempControllerRoom, 1
instance = comp, \curr_cnt[26]\, curr_cnt[26], TempControllerRoom, 1
instance = comp, \Add0~54\, Add0~54, TempControllerRoom, 1
instance = comp, \curr_cnt[27]\, curr_cnt[27], TempControllerRoom, 1
instance = comp, \Add0~56\, Add0~56, TempControllerRoom, 1
instance = comp, \curr_cnt[28]\, curr_cnt[28], TempControllerRoom, 1
instance = comp, \Equal1~1\, Equal1~1, TempControllerRoom, 1
instance = comp, \Add0~58\, Add0~58, TempControllerRoom, 1
instance = comp, \curr_cnt[29]\, curr_cnt[29], TempControllerRoom, 1
instance = comp, \Add0~60\, Add0~60, TempControllerRoom, 1
instance = comp, \curr_cnt[30]\, curr_cnt[30], TempControllerRoom, 1
instance = comp, \Add0~62\, Add0~62, TempControllerRoom, 1
instance = comp, \curr_cnt[31]\, curr_cnt[31], TempControllerRoom, 1
instance = comp, \Equal1~0\, Equal1~0, TempControllerRoom, 1
instance = comp, \Equal1~3\, Equal1~3, TempControllerRoom, 1
instance = comp, \Equal1~4\, Equal1~4, TempControllerRoom, 1
instance = comp, \rtl~0\, rtl~0, TempControllerRoom, 1
instance = comp, \rtl~0clkctrl\, rtl~0clkctrl, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.done~feeder\, ADC0|curr_state.done~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.done\, ADC0|curr_state.done, TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|data_out[0]~0\, u0|gpio_1_adc|data_out[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0\, u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[0], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|wr_strobe\, u0|gpio_1_adc|wr_strobe, TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|data_out[0]~1\, u0|gpio_1_adc|data_out[0]~1, TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|data_out[0]\, u0|gpio_1_adc|data_out[0], TempControllerRoom, 1
instance = comp, \ADC0|Selector10~0\, ADC0|Selector10~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.wait_soc\, ADC0|curr_state.wait_soc, TempControllerRoom, 1
instance = comp, \ADC0|Add0~1\, ADC0|Add0~1, TempControllerRoom, 1
instance = comp, \ADC0|WideOr0~0\, ADC0|WideOr0~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_iter[1]\, ADC0|curr_iter[1], TempControllerRoom, 1
instance = comp, \ADC0|Add0~0\, ADC0|Add0~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_iter[2]\, ADC0|curr_iter[2], TempControllerRoom, 1
instance = comp, \ADC0|Decoder0~0\, ADC0|Decoder0~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector11~0\, ADC0|Selector11~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.try_1\, ADC0|curr_state.try_1, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.confirm_bit\, ADC0|curr_state.confirm_bit, TempControllerRoom, 1
instance = comp, \ADC0|Selector2~0\, ADC0|Selector2~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_iter[0]\, ADC0|curr_iter[0], TempControllerRoom, 1
instance = comp, \ADC0|Selector13~0\, ADC0|Selector13~0, TempControllerRoom, 1
instance = comp, \ADC0|curr_state.update_reg\, ADC0|curr_state.update_reg, TempControllerRoom, 1
instance = comp, \ADC0|Selector9~0\, ADC0|Selector9~0, TempControllerRoom, 1
instance = comp, \comp_in~input\, comp_in~input, TempControllerRoom, 1
instance = comp, \ADC0|Selector8~0\, ADC0|Selector8~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector4~0\, ADC0|Selector4~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector4~1\, ADC0|Selector4~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector4~2\, ADC0|Selector4~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[5]\, ADC0|curr_dac[5], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[5]\, ADC0|curr_conv[5], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[8]\, u0|gpio_1_adc|read_mux_out[8], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[8]\, u0|gpio_1_adc|readdata[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33\, u0|mm_interconnect_0|rsp_mux|src_payload~33, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~6\, u0|mm_interconnect_0|rsp_mux|src_data[8]~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~7\, u0|mm_interconnect_0|rsp_mux|src_data[8]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[0]~7\, u0|core0|cpu|av_ld_byte1_data[0]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[0]\, u0|core0|cpu|av_ld_byte1_data[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[8]~27\, u0|core0|cpu|W_rf_wr_data[8]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[6]~feeder\, u0|core0|cpu|d_writedata[6]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[6]\, u0|core0|cpu|d_writedata[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13\, u0|mm_interconnect_0|cmd_mux|src_payload~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~42\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~42, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[7]\, u0|timer_0|period_h_register[7], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[7]\, u0|timer_0|period_l_register[7], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~37\, u0|timer_0|read_mux_out~37, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[7]\, u0|timer_0|counter_snapshot[7], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder\, u0|timer_0|counter_snapshot[23]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[23]\, u0|timer_0|counter_snapshot[23], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[7]~38\, u0|timer_0|read_mux_out[7]~38, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[7]~39\, u0|timer_0|read_mux_out[7]~39, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[7]\, u0|timer_0|readdata[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[7]\, u0|uart_0|the_soc_uart_0_rx|rx_data[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[7]\, u0|uart_0|the_soc_uart_0_regs|control_reg[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[7], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[7]\, u0|uart_0|the_soc_uart_0_regs|readdata[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~43\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~43, TempControllerRoom, 1
instance = comp, \ADC0|Selector5~1\, ADC0|Selector5~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector5~0\, ADC0|Selector5~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector5~2\, ADC0|Selector5~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[4]\, ADC0|curr_dac[4], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[4]\, ADC0|curr_conv[4], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[7]\, u0|gpio_1_adc|read_mux_out[7], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[7]\, u0|gpio_1_adc|readdata[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~44\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~44, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~45\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~45, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[7]~60\, u0|core0|cpu|av_ld_byte0_data_nxt[7]~60, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[7]~0\, u0|core0|cpu|av_ld_byte0_data[7]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[7]\, u0|core0|cpu|av_ld_byte0_data[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[7]~28\, u0|core0|cpu|W_rf_wr_data[7]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[23]~15\, u0|core0|cpu|E_st_data[23]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[23]\, u0|core0|cpu|d_writedata[23], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29\, u0|mm_interconnect_0|cmd_mux|src_payload~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[30], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[30]~37\, u0|core0|cpu|F_iw[30]~37, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[30]~38\, u0|core0|cpu|F_iw[30]~38, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[30]\, u0|core0|cpu|D_iw[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[11]~15\, u0|core0|cpu|E_src1[11]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[11]\, u0|core0|cpu|E_src1[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[11]~17\, u0|core0|cpu|E_logic_result[11]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[11]~17\, u0|core0|cpu|W_alu_result[11]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[11]\, u0|core0|cpu|W_alu_result[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0\, u0|mm_interconnect_0|router|Equal2~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2\, u0|mm_interconnect_0|router|Equal2~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~3\, u0|mm_interconnect_0|router|Equal2~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~3\, u0|timer_0|period_l_wr_strobe~3, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~4\, u0|timer_0|period_l_wr_strobe~4, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_wr_strobe\, u0|timer_0|period_l_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[0]\, u0|timer_0|period_l_register[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~5\, u0|timer_0|Equal0~5, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~6\, u0|timer_0|Equal0~6, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~7\, u0|timer_0|Equal0~7, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[30]~92\, u0|timer_0|internal_counter[30]~92, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[31]~94\, u0|timer_0|internal_counter[31]~94, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[15]\, u0|timer_0|period_h_register[15], TempControllerRoom, 1
instance = comp, \u0|timer_0|control_wr_strobe\, u0|timer_0|control_wr_strobe, TempControllerRoom, 1
instance = comp, \u0|timer_0|control_register[1]\, u0|timer_0|control_register[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|force_reload~0\, u0|timer_0|force_reload~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|force_reload\, u0|timer_0|force_reload, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_is_running~0\, u0|timer_0|counter_is_running~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_is_running~1\, u0|timer_0|counter_is_running~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_is_running\, u0|timer_0|counter_is_running, TempControllerRoom, 1
instance = comp, \u0|timer_0|always0~1\, u0|timer_0|always0~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[31]\, u0|timer_0|internal_counter[31], TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~9\, u0|timer_0|Equal0~9, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~2\, u0|timer_0|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~0\, u0|timer_0|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~3\, u0|timer_0|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~1\, u0|timer_0|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~4\, u0|timer_0|Equal0~4, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~8\, u0|timer_0|Equal0~8, TempControllerRoom, 1
instance = comp, \u0|timer_0|Equal0~10\, u0|timer_0|Equal0~10, TempControllerRoom, 1
instance = comp, \u0|timer_0|always0~0\, u0|timer_0|always0~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[0]\, u0|timer_0|internal_counter[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[1]~34\, u0|timer_0|internal_counter[1]~34, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[1]~1\, u0|timer_0|period_l_register[1]~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[1]\, u0|timer_0|period_l_register[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[1]\, u0|timer_0|internal_counter[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[2]~36\, u0|timer_0|internal_counter[2]~36, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[2]~2\, u0|timer_0|period_l_register[2]~2, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[2]\, u0|timer_0|period_l_register[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[2]\, u0|timer_0|internal_counter[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[3]~38\, u0|timer_0|internal_counter[3]~38, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[3]~3\, u0|timer_0|period_l_register[3]~3, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[3]\, u0|timer_0|period_l_register[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[3]\, u0|timer_0|internal_counter[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[4]~40\, u0|timer_0|internal_counter[4]~40, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[4]\, u0|timer_0|period_l_register[4], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[4]\, u0|timer_0|internal_counter[4], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[5]~42\, u0|timer_0|internal_counter[5]~42, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[5]\, u0|timer_0|period_l_register[5], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[5]\, u0|timer_0|internal_counter[5], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[6]~44\, u0|timer_0|internal_counter[6]~44, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[6]~4\, u0|timer_0|period_l_register[6]~4, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[6]\, u0|timer_0|period_l_register[6], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[6]\, u0|timer_0|internal_counter[6], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[7]~46\, u0|timer_0|internal_counter[7]~46, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[7]\, u0|timer_0|internal_counter[7], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[8]~48\, u0|timer_0|internal_counter[8]~48, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[8]\, u0|timer_0|internal_counter[8], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[9]~50\, u0|timer_0|internal_counter[9]~50, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[9]~6\, u0|timer_0|period_l_register[9]~6, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[9]\, u0|timer_0|period_l_register[9], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[9]\, u0|timer_0|internal_counter[9], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[10]~52\, u0|timer_0|internal_counter[10]~52, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[10]\, u0|timer_0|internal_counter[10], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[11]~54\, u0|timer_0|internal_counter[11]~54, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[11]\, u0|timer_0|period_l_register[11], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[11]\, u0|timer_0|internal_counter[11], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[12]~56\, u0|timer_0|internal_counter[12]~56, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[12]\, u0|timer_0|internal_counter[12], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[13]~58\, u0|timer_0|internal_counter[13]~58, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[13]\, u0|timer_0|internal_counter[13], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[14]~60\, u0|timer_0|internal_counter[14]~60, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[14]~7\, u0|timer_0|period_l_register[14]~7, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[14]\, u0|timer_0|period_l_register[14], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[14]\, u0|timer_0|internal_counter[14], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[15]~62\, u0|timer_0|internal_counter[15]~62, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[15]~8\, u0|timer_0|period_l_register[15]~8, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[15]\, u0|timer_0|period_l_register[15], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[15]\, u0|timer_0|internal_counter[15], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[16]~64\, u0|timer_0|internal_counter[16]~64, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[0]\, u0|timer_0|period_h_register[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[16]\, u0|timer_0|internal_counter[16], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[17]~66\, u0|timer_0|internal_counter[17]~66, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[1]\, u0|timer_0|period_h_register[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[17]\, u0|timer_0|internal_counter[17], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[18]~68\, u0|timer_0|internal_counter[18]~68, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[2]\, u0|timer_0|period_h_register[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[18]\, u0|timer_0|internal_counter[18], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[19]~70\, u0|timer_0|internal_counter[19]~70, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[3]\, u0|timer_0|period_h_register[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[19]\, u0|timer_0|internal_counter[19], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[20]~72\, u0|timer_0|internal_counter[20]~72, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[4]\, u0|timer_0|period_h_register[4], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[20]\, u0|timer_0|internal_counter[20], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[21]~74\, u0|timer_0|internal_counter[21]~74, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[5]\, u0|timer_0|period_h_register[5], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[21]\, u0|timer_0|internal_counter[21], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[22]~76\, u0|timer_0|internal_counter[22]~76, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[6]~feeder\, u0|timer_0|period_h_register[6]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[6]\, u0|timer_0|period_h_register[6], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[22]\, u0|timer_0|internal_counter[22], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[23]~78\, u0|timer_0|internal_counter[23]~78, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[23]\, u0|timer_0|internal_counter[23], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[24]~80\, u0|timer_0|internal_counter[24]~80, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[24]\, u0|timer_0|internal_counter[24], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[25]~82\, u0|timer_0|internal_counter[25]~82, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[9]~feeder\, u0|timer_0|period_h_register[9]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[9]\, u0|timer_0|period_h_register[9], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[25]\, u0|timer_0|internal_counter[25], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[26]~84\, u0|timer_0|internal_counter[26]~84, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[10]~feeder\, u0|timer_0|period_h_register[10]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[10]\, u0|timer_0|period_h_register[10], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[26]\, u0|timer_0|internal_counter[26], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[27]~86\, u0|timer_0|internal_counter[27]~86, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[27]\, u0|timer_0|internal_counter[27], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[28]~88\, u0|timer_0|internal_counter[28]~88, TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[28]\, u0|timer_0|internal_counter[28], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[29]~90\, u0|timer_0|internal_counter[29]~90, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[13]\, u0|timer_0|period_h_register[13], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[29]\, u0|timer_0|internal_counter[29], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[14]\, u0|timer_0|period_h_register[14], TempControllerRoom, 1
instance = comp, \u0|timer_0|internal_counter[30]\, u0|timer_0|internal_counter[30], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[30]\, u0|timer_0|counter_snapshot[30], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~5\, u0|timer_0|counter_snapshot[14]~5, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[14]\, u0|timer_0|counter_snapshot[14], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[14]~17\, u0|timer_0|read_mux_out[14]~17, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~16\, u0|timer_0|read_mux_out~16, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[14]~18\, u0|timer_0|read_mux_out[14]~18, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[14]\, u0|timer_0|readdata[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[14]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[14], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[14]\, u0|uart_0|the_soc_uart_0_regs|readdata[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18\, u0|mm_interconnect_0|rsp_mux|src_payload~18, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17\, u0|mm_interconnect_0|rsp_mux|src_payload~17, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19\, u0|mm_interconnect_0|rsp_mux|src_payload~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[6]~1\, u0|core0|cpu|av_ld_byte1_data[6]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[6]\, u0|core0|cpu|av_ld_byte1_data[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~46\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~46, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[6]\, u0|uart_0|the_soc_uart_0_rx|rx_data[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[6]\, u0|uart_0|the_soc_uart_0_regs|control_reg[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[6], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[6]\, u0|uart_0|the_soc_uart_0_regs|readdata[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~40\, u0|timer_0|read_mux_out~40, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[22]\, u0|timer_0|counter_snapshot[22], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8\, u0|timer_0|counter_snapshot[6]~8, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[6]\, u0|timer_0|counter_snapshot[6], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[6]~41\, u0|timer_0|read_mux_out[6]~41, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[6]~42\, u0|timer_0|read_mux_out[6]~42, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[6]\, u0|timer_0|readdata[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~47\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~47, TempControllerRoom, 1
instance = comp, \ADC0|Selector6~1\, ADC0|Selector6~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector6~0\, ADC0|Selector6~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector6~2\, ADC0|Selector6~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[3]\, ADC0|curr_dac[3], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[3]~feeder\, ADC0|curr_conv[3]~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[3]\, ADC0|curr_conv[3], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[6]\, u0|gpio_1_adc|read_mux_out[6], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[6]\, u0|gpio_1_adc|readdata[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~48\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~48, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~49\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~49, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[6]~61\, u0|core0|cpu|av_ld_byte0_data_nxt[6]~61, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[6]\, u0|core0|cpu|av_ld_byte0_data[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[6]~29\, u0|core0|cpu|W_rf_wr_data[6]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[13]~5\, u0|core0|cpu|E_st_data[13]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[13]\, u0|core0|cpu|d_writedata[13], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[13]\, u0|timer_0|period_l_register[13], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~19\, u0|timer_0|read_mux_out~19, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[29]~feeder\, u0|timer_0|counter_snapshot[29]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[29]\, u0|timer_0|counter_snapshot[29], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[13]\, u0|timer_0|counter_snapshot[13], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[13]~20\, u0|timer_0|read_mux_out[13]~20, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[13]~21\, u0|timer_0|read_mux_out[13]~21, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[13]\, u0|timer_0|readdata[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[13]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[13], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[13]\, u0|uart_0|the_soc_uart_0_regs|readdata[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21\, u0|mm_interconnect_0|rsp_mux|src_payload~21, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20\, u0|mm_interconnect_0|rsp_mux|src_payload~20, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22\, u0|mm_interconnect_0|rsp_mux|src_payload~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[5]~2\, u0|core0|cpu|av_ld_byte1_data[5]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[5]\, u0|core0|cpu|av_ld_byte1_data[5], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[5]\, u0|timer_0|counter_snapshot[5], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~feeder\, u0|timer_0|counter_snapshot[21]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[21]\, u0|timer_0|counter_snapshot[21], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[5]~44\, u0|timer_0|read_mux_out[5]~44, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~43\, u0|timer_0|read_mux_out~43, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[5]~45\, u0|timer_0|read_mux_out[5]~45, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[5]\, u0|timer_0|readdata[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0\, u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty\, u0|uart_0|the_soc_uart_0_tx|tx_shift_empty, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[5]\, u0|uart_0|the_soc_uart_0_regs|control_reg[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[5]\, u0|uart_0|the_soc_uart_0_rx|rx_data[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[5], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[5]\, u0|uart_0|the_soc_uart_0_regs|readdata[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~52\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~52, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~51\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~51, TempControllerRoom, 1
instance = comp, \ADC0|Selector7~1\, ADC0|Selector7~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector7~0\, ADC0|Selector7~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector7~2\, ADC0|Selector7~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[2]\, ADC0|curr_dac[2], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[2]~feeder\, ADC0|curr_conv[2]~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[2]\, ADC0|curr_conv[2], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[5]\, u0|gpio_1_adc|read_mux_out[5], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[5]\, u0|gpio_1_adc|readdata[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~53\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~53, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~50\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~50, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~54\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~54, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[5]\, u0|core0|cpu|av_ld_byte0_data[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[5]~30\, u0|core0|cpu|W_rf_wr_data[5]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[22]~14\, u0|core0|cpu|E_st_data[22]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[22]\, u0|core0|cpu|d_writedata[22], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30\, u0|mm_interconnect_0|cmd_mux|src_payload~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[27], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[27]~43\, u0|core0|cpu|F_iw[27]~43, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[27]~44\, u0|core0|cpu|F_iw[27]~44, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[27]\, u0|core0|cpu|D_iw[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[5]~21\, u0|core0|cpu|E_src1[5]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[5]\, u0|core0|cpu|E_src1[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[5]~22\, u0|core0|cpu|E_logic_result[5]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[5]~23\, u0|core0|cpu|W_alu_result[5]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[5]\, u0|core0|cpu|W_alu_result[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~38\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~38, TempControllerRoom, 1
instance = comp, \ADC0|Selector8~1\, ADC0|Selector8~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector8~2\, ADC0|Selector8~2, TempControllerRoom, 1
instance = comp, \ADC0|Selector8~3\, ADC0|Selector8~3, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[1]\, ADC0|curr_dac[1], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[1]~feeder\, ADC0|curr_conv[1]~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[1]\, ADC0|curr_conv[1], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[4]\, u0|gpio_1_adc|read_mux_out[4], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[4]\, u0|gpio_1_adc|readdata[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[4], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~10\, u0|timer_0|read_mux_out~10, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[4]\, u0|timer_0|counter_snapshot[4], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[20]~feeder\, u0|timer_0|counter_snapshot[20]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[20]\, u0|timer_0|counter_snapshot[20], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[4]~11\, u0|timer_0|read_mux_out[4]~11, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[4]~12\, u0|timer_0|read_mux_out[4]~12, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[4]\, u0|timer_0|readdata[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[4]\, u0|uart_0|the_soc_uart_0_regs|control_reg[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[4]\, u0|uart_0|the_soc_uart_0_rx|rx_data[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[4], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[4]\, u0|uart_0|the_soc_uart_0_regs|readdata[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~39\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~39, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~40\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~40, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~41\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~41, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[4]~59\, u0|core0|cpu|av_ld_byte0_data_nxt[4]~59, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[4]\, u0|core0|cpu|av_ld_byte0_data[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[4]~7\, u0|core0|cpu|W_rf_wr_data[4]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[11]~3\, u0|core0|cpu|E_st_data[11]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[11]\, u0|core0|cpu|d_writedata[11], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[11]~feeder\, u0|timer_0|period_h_register[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|period_h_register[11]\, u0|timer_0|period_h_register[11], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~25\, u0|timer_0|read_mux_out~25, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder\, u0|timer_0|counter_snapshot[27]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[27]\, u0|timer_0|counter_snapshot[27], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[11]\, u0|timer_0|counter_snapshot[11], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[11]~26\, u0|timer_0|read_mux_out[11]~26, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[11]~27\, u0|timer_0|read_mux_out[11]~27, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[11]\, u0|timer_0|readdata[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data~12\, u0|uart_0|the_soc_uart_0_regs|selected_read_data~12, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[11]\, u0|uart_0|the_soc_uart_0_regs|readdata[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27\, u0|mm_interconnect_0|rsp_mux|src_payload~27, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26\, u0|mm_interconnect_0|rsp_mux|src_payload~26, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28\, u0|mm_interconnect_0|rsp_mux|src_payload~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[3]~4\, u0|core0|cpu|av_ld_byte1_data[3]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[3]\, u0|core0|cpu|av_ld_byte1_data[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~17, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0\, u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0\, u0|mm_interconnect_0|router|Equal4~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|gpio_0|wr_strobe~0\, u0|gpio_0|wr_strobe~0, TempControllerRoom, 1
instance = comp, \u0|gpio_0|wr_strobe~1\, u0|gpio_0|wr_strobe~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg[0], TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[0]~1\, u0|gpio_0|data_out[0]~1, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out~5\, u0|gpio_0|data_out~5, TempControllerRoom, 1
instance = comp, \u0|gpio_0|wr_strobe~2\, u0|gpio_0|wr_strobe~2, TempControllerRoom, 1
instance = comp, \u0|gpio_0|wr_strobe~3\, u0|gpio_0|wr_strobe~3, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[3]\, u0|gpio_0|data_out[3], TempControllerRoom, 1
instance = comp, \u0|gpio_0|always2~0\, u0|gpio_0|always2~0, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_dir[3]\, u0|gpio_0|data_dir[3], TempControllerRoom, 1
instance = comp, \u0|gpio_0|read_mux_out[3]\, u0|gpio_0|read_mux_out[3], TempControllerRoom, 1
instance = comp, \u0|gpio_0|readdata[3]\, u0|gpio_0|readdata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[3], TempControllerRoom, 1
instance = comp, \ADC0|Selector9~1\, ADC0|Selector9~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector9~2\, ADC0|Selector9~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[0]\, ADC0|curr_dac[0], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[0]~feeder\, ADC0|curr_conv[0]~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[0]\, ADC0|curr_conv[0], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[3]\, u0|gpio_1_adc|read_mux_out[3], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[3]\, u0|gpio_1_adc|readdata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~35\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~35, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|control_register[3]\, u0|timer_0|control_register[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[3]~8\, u0|timer_0|read_mux_out[3]~8, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3\, u0|timer_0|counter_snapshot[3]~3, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[3]\, u0|timer_0|counter_snapshot[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[19]\, u0|timer_0|counter_snapshot[19], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[3]~9\, u0|timer_0|read_mux_out[3]~9, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[3]\, u0|timer_0|read_mux_out[3], TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[3]\, u0|timer_0|readdata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[3]\, u0|uart_0|the_soc_uart_0_regs|control_reg[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[3]\, u0|uart_0|the_soc_uart_0_rx|rx_data[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[3], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[3]\, u0|uart_0|the_soc_uart_0_regs|readdata[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~34\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~36\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~36, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~37\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~37, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[3]~58\, u0|core0|cpu|av_ld_byte0_data_nxt[3]~58, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[3]\, u0|core0|cpu|av_ld_byte0_data[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[3]~6\, u0|core0|cpu|W_rf_wr_data[3]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[10]~2\, u0|core0|cpu|E_st_data[10]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[10]\, u0|core0|cpu|d_writedata[10], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_register[10]\, u0|timer_0|period_l_register[10], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~28\, u0|timer_0|read_mux_out~28, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder\, u0|timer_0|counter_snapshot[26]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[26]\, u0|timer_0|counter_snapshot[26], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[10]\, u0|timer_0|counter_snapshot[10], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[10]~29\, u0|timer_0|read_mux_out[10]~29, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[10]~30\, u0|timer_0|read_mux_out[10]~30, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[10]\, u0|timer_0|readdata[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data~13\, u0|uart_0|the_soc_uart_0_regs|selected_read_data~13, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[10]\, u0|uart_0|the_soc_uart_0_regs|readdata[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30\, u0|mm_interconnect_0|rsp_mux|src_payload~30, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29\, u0|mm_interconnect_0|rsp_mux|src_payload~29, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31\, u0|mm_interconnect_0|rsp_mux|src_payload~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[2]~5\, u0|core0|cpu|av_ld_byte1_data[2]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[2]\, u0|core0|cpu|av_ld_byte1_data[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|control_register[2]~feeder\, u0|timer_0|control_register[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|timer_0|control_register[2]\, u0|timer_0|control_register[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[2]~6\, u0|timer_0|read_mux_out[2]~6, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2\, u0|timer_0|counter_snapshot[2]~2, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[2]\, u0|timer_0|counter_snapshot[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[18]\, u0|timer_0|counter_snapshot[18], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[2]~7\, u0|timer_0|read_mux_out[2]~7, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[2]\, u0|timer_0|read_mux_out[2], TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[2]\, u0|timer_0|readdata[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[2]\, u0|uart_0|the_soc_uart_0_regs|control_reg[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[2]\, u0|uart_0|the_soc_uart_0_rx|rx_data[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[2], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[2]\, u0|uart_0|the_soc_uart_0_regs|readdata[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~31\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~31, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out~4\, u0|gpio_0|data_out~4, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[2]\, u0|gpio_0|data_out[2], TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_dir[2]\, u0|gpio_0|data_dir[2], TempControllerRoom, 1
instance = comp, \u0|gpio_0|read_mux_out[2]\, u0|gpio_0|read_mux_out[2], TempControllerRoom, 1
instance = comp, \u0|gpio_0|readdata[2]\, u0|gpio_0|readdata[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~30\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~32\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~33\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~33, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~57\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~57, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[2]\, u0|core0|cpu|av_ld_byte0_data[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[2]~5\, u0|core0|cpu|W_rf_wr_data[2]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[7]~15\, u0|core0|cpu|R_src2_lo[7]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[7]\, u0|core0|cpu|E_src2[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[7]~21\, u0|core0|cpu|E_logic_result[7]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[7]~21\, u0|core0|cpu|W_alu_result[7]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[7]\, u0|core0|cpu|W_alu_result[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1\, u0|mm_interconnect_0|router|Equal2~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4\, u0|mm_interconnect_0|cmd_demux|WideOr0~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[1]~0\, u0|mm_interconnect_0|router|src_channel[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8\, u0|mm_interconnect_0|cmd_demux|WideOr0~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9\, u0|mm_interconnect_0|cmd_demux|WideOr0~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5\, u0|mm_interconnect_0|cmd_demux|WideOr0~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3\, u0|mm_interconnect_0|cmd_demux|WideOr0~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6\, u0|mm_interconnect_0|cmd_demux|WideOr0~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7\, u0|mm_interconnect_0|cmd_demux|WideOr0~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0\, u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0\, u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|write_accepted\, u0|mm_interconnect_0|core0_data_master_translator|write_accepted, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0\, u0|mm_interconnect_0|timer_0_s1_translator|Add0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~2\, u0|timer_0|period_l_wr_strobe~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~13\, u0|timer_0|read_mux_out~13, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[31]\, u0|timer_0|counter_snapshot[31], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~4\, u0|timer_0|counter_snapshot[15]~4, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[15]\, u0|timer_0|counter_snapshot[15], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[15]~14\, u0|timer_0|read_mux_out[15]~14, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[15]~15\, u0|timer_0|read_mux_out[15]~15, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[15]\, u0|timer_0|readdata[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[15]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[15], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[15]\, u0|uart_0|the_soc_uart_0_regs|readdata[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[7]~0\, u0|core0|cpu|av_ld_byte1_data[7]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[7]\, u0|core0|cpu|av_ld_byte1_data[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_ld_signed~0\, u0|core0|cpu|D_ctrl_ld_signed~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_ld_signed~1\, u0|core0|cpu|D_ctrl_ld_signed~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_ld_signed\, u0|core0|cpu|R_ctrl_ld_signed, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_fill_bit~0\, u0|core0|cpu|av_fill_bit~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32\, u0|mm_interconnect_0|rsp_mux|src_payload~32, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~1\, u0|mm_interconnect_0|rsp_mux|src_data[9]~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector3~1\, ADC0|Selector3~1, TempControllerRoom, 1
instance = comp, \ADC0|Selector3~0\, ADC0|Selector3~0, TempControllerRoom, 1
instance = comp, \ADC0|Selector3~2\, ADC0|Selector3~2, TempControllerRoom, 1
instance = comp, \ADC0|curr_dac[6]\, ADC0|curr_dac[6], TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[6]~feeder\, ADC0|curr_conv[6]~feeder, TempControllerRoom, 1
instance = comp, \ADC0|curr_conv[6]\, ADC0|curr_conv[6], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[9]\, u0|gpio_1_adc|read_mux_out[9], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[9]\, u0|gpio_1_adc|readdata[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[9], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out~31\, u0|timer_0|read_mux_out~31, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[25]\, u0|timer_0|counter_snapshot[25], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6\, u0|timer_0|counter_snapshot[9]~6, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[9]\, u0|timer_0|counter_snapshot[9], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[9]~32\, u0|timer_0|read_mux_out[9]~32, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[9]~33\, u0|timer_0|read_mux_out[9]~33, TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[9]\, u0|timer_0|readdata[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[9]\, u0|uart_0|the_soc_uart_0_regs|control_reg[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[9]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[9], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[9]\, u0|uart_0|the_soc_uart_0_regs|readdata[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~2\, u0|mm_interconnect_0|rsp_mux|src_data[9]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~3\, u0|mm_interconnect_0|rsp_mux|src_data[9]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~4\, u0|mm_interconnect_0|rsp_mux|src_data[9]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[1]~6\, u0|core0|cpu|av_ld_byte1_data[1]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte1_data[1]\, u0|core0|cpu|av_ld_byte1_data[1], TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_dir[1]\, u0|gpio_0|data_dir[1], TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out~3\, u0|gpio_0|data_out~3, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[1]\, u0|gpio_0|data_out[1], TempControllerRoom, 1
instance = comp, \u0|gpio_0|read_mux_out[1]\, u0|gpio_0|read_mux_out[1], TempControllerRoom, 1
instance = comp, \u0|gpio_0|readdata[1]\, u0|gpio_0|readdata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[1], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|read_mux_out[1]\, u0|gpio_1_adc|read_mux_out[1], TempControllerRoom, 1
instance = comp, \u0|gpio_1_adc|readdata[1]\, u0|gpio_1_adc|readdata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~27\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~27, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[1]\, u0|uart_0|the_soc_uart_0_rx|rx_data[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[1]\, u0|uart_0|the_soc_uart_0_regs|control_reg[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[1], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[1]\, u0|uart_0|the_soc_uart_0_regs|readdata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[1]~3\, u0|timer_0|read_mux_out[1]~3, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1\, u0|timer_0|counter_snapshot[1]~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[1]\, u0|timer_0|counter_snapshot[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[17]\, u0|timer_0|counter_snapshot[17], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[1]~4\, u0|timer_0|read_mux_out[1]~4, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[1]~5\, u0|timer_0|read_mux_out[1]~5, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[1]\, u0|timer_0|read_mux_out[1], TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[1]\, u0|timer_0|readdata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~26\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~28\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~28, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~29\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[1]~56\, u0|core0|cpu|av_ld_byte0_data_nxt[1]~56, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[1]\, u0|core0|cpu|av_ld_byte0_data[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[1]~30\, u0|core0|cpu|E_logic_result[1]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[1]~28\, u0|core0|cpu|W_alu_result[1]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[1]\, u0|core0|cpu|W_alu_result[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ienable_reg[1]~feeder\, u0|core0|cpu|W_ienable_reg[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_wrctl\, u0|core0|cpu|D_op_wrctl, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_wrctl_inst\, u0|core0|cpu|R_ctrl_wrctl_inst, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal135~0\, u0|core0|cpu|Equal135~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal135~1\, u0|core0|cpu|Equal135~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ienable_reg_nxt~0\, u0|core0|cpu|W_ienable_reg_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ienable_reg[1]\, u0|core0|cpu|W_ienable_reg[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_wrctl_status~0\, u0|core0|cpu|E_wrctl_status~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|qualified_irq~1\, u0|uart_0|the_soc_uart_0_regs|qualified_irq~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|qualified_irq~0\, u0|uart_0|the_soc_uart_0_regs|qualified_irq~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|qualified_irq~2\, u0|uart_0|the_soc_uart_0_regs|qualified_irq~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|qualified_irq~3\, u0|uart_0|the_soc_uart_0_regs|qualified_irq~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|qualified_irq\, u0|uart_0|the_soc_uart_0_regs|qualified_irq, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|irq\, u0|uart_0|the_soc_uart_0_regs|irq, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ipending_reg_nxt[1]~0\, u0|core0|cpu|W_ipending_reg_nxt[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ipending_reg[1]\, u0|core0|cpu|W_ipending_reg[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[1]~4\, u0|core0|cpu|E_control_rd_data[1]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[1]~5\, u0|core0|cpu|E_control_rd_data[1]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_control_rd_data[1]\, u0|core0|cpu|W_control_rd_data[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[1]~3\, u0|core0|cpu|W_rf_wr_data[1]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[1]~4\, u0|core0|cpu|W_rf_wr_data[1]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[21]~13\, u0|core0|cpu|E_st_data[21]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[21]\, u0|core0|cpu|d_writedata[21], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20\, u0|mm_interconnect_0|cmd_mux|src_payload~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[25], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[25]~47\, u0|core0|cpu|F_iw[25]~47, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[25]~48\, u0|core0|cpu|F_iw[25]~48, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[25]\, u0|core0|cpu|D_iw[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[20]~12\, u0|core0|cpu|E_st_data[20]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[20]\, u0|core0|cpu|d_writedata[20], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18\, u0|mm_interconnect_0|cmd_mux|src_payload~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[24], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[24]~49\, u0|core0|cpu|F_iw[24]~49, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[24]~50\, u0|core0|cpu|F_iw[24]~50, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[24]\, u0|core0|cpu|D_iw[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[19]~11\, u0|core0|cpu|E_st_data[19]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[19]\, u0|core0|cpu|d_writedata[19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19\, u0|mm_interconnect_0|cmd_mux|src_payload~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[19]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[18]~10\, u0|core0|cpu|E_st_data[18]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[18]\, u0|core0|cpu|d_writedata[18], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31\, u0|mm_interconnect_0|cmd_mux|src_payload~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[18]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[18], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[17]~9\, u0|core0|cpu|E_st_data[17]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[17]\, u0|core0|cpu|d_writedata[17], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21\, u0|mm_interconnect_0|cmd_mux|src_payload~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[26], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[26]~45\, u0|core0|cpu|F_iw[26]~45, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[26]~46\, u0|core0|cpu|F_iw[26]~46, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[26]\, u0|core0|cpu|D_iw[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_b_is_dst~0\, u0|core0|cpu|D_ctrl_b_is_dst~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_b_is_dst~1\, u0|core0|cpu|D_ctrl_b_is_dst~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_b_is_dst~2\, u0|core0|cpu|D_ctrl_b_is_dst~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[4]~7\, u0|core0|cpu|D_dst_regnum[4]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_dst_regnum[4]\, u0|core0|cpu|R_dst_regnum[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[5]\, u0|core0|cpu|d_writedata[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10\, u0|mm_interconnect_0|cmd_mux|src_payload~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[13]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3\, u0|mm_interconnect_0|rsp_mux_001|src_payload~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[13]~15\, u0|core0|cpu|F_iw[13]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[13]\, u0|core0|cpu|D_iw[13], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0\, u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1\, u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_src_imm5_shift_rot\, u0|core0|cpu|R_ctrl_src_imm5_shift_rot, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[12]~15\, u0|core0|cpu|E_src2[12]~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[6]~16\, u0|core0|cpu|R_src2_lo[6]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[6]\, u0|core0|cpu|E_src2[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~21\, u0|core0|cpu|Add1~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[4]~25\, u0|core0|cpu|F_pc_nxt[4]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[4]\, u0|core0|cpu|F_pc[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[5]~10\, u0|core0|cpu|F_pc_plus_one[5]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[5]~26\, u0|core0|cpu|F_pc_nxt[5]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[5]\, u0|core0|cpu|F_pc[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[6]~12\, u0|core0|cpu|F_pc_plus_one[6]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[6]~27\, u0|core0|cpu|F_pc_nxt[6]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[6]\, u0|core0|cpu|F_pc[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[7]~18\, u0|core0|cpu|F_pc_nxt[7]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[7]\, u0|core0|cpu|F_pc[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[45]\, u0|mm_interconnect_0|cmd_mux|src_data[45], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[32]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[32], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[20]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[20], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[20]~55\, u0|core0|cpu|F_iw[20]~55, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[20]~56\, u0|core0|cpu|F_iw[20]~56, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[20]\, u0|core0|cpu|D_iw[20], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[3]~8\, u0|core0|cpu|D_dst_regnum[3]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_dst_regnum[3]\, u0|core0|cpu|R_dst_regnum[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[8]~18\, u0|core0|cpu|E_src1[8]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[8]\, u0|core0|cpu|E_src1[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[8]~20\, u0|core0|cpu|E_logic_result[8]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[8]~20\, u0|core0|cpu|W_alu_result[8]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[8]\, u0|core0|cpu|W_alu_result[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[44]\, u0|mm_interconnect_0|cmd_mux|src_data[44], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[30]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[30], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[6]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[7]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[7], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[10]~30\, u0|core0|cpu|F_iw[10]~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[10]~31\, u0|core0|cpu|F_iw[10]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[10]\, u0|core0|cpu|D_iw[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[6]~20\, u0|core0|cpu|E_src1[6]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[6]\, u0|core0|cpu|E_src1[6], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[6]~23\, u0|core0|cpu|E_logic_result[6]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[6]~22\, u0|core0|cpu|W_alu_result[6]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[6]\, u0|core0|cpu|W_alu_result[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[42]\, u0|mm_interconnect_0|cmd_mux|src_data[42], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[4]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[11]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[11]~12\, u0|core0|cpu|F_iw[11]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[11]~14\, u0|core0|cpu|F_iw[11]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[11]\, u0|core0|cpu|D_iw[11], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~10\, u0|core0|cpu|Equal62~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~12\, u0|core0|cpu|Equal62~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_exception~2\, u0|core0|cpu|D_ctrl_exception~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_eret~0\, u0|core0|cpu|D_op_eret~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~8\, u0|core0|cpu|Equal62~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~8\, u0|core0|cpu|D_ctrl_force_src2_zero~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~17\, u0|core0|cpu|Equal0~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[2]~3\, u0|core0|cpu|D_dst_regnum[2]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~13\, u0|core0|cpu|Equal62~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~6\, u0|core0|cpu|D_ctrl_force_src2_zero~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_opx_rsv17~0\, u0|core0|cpu|D_op_opx_rsv17~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~7\, u0|core0|cpu|D_ctrl_force_src2_zero~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[2]~4\, u0|core0|cpu|D_dst_regnum[2]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[2]~5\, u0|core0|cpu|D_dst_regnum[2]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_dst_regnum[2]\, u0|core0|cpu|R_dst_regnum[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[4]~6\, u0|core0|cpu|R_src2_lo[4]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[4]\, u0|core0|cpu|E_src2[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[4]~26\, u0|core0|cpu|E_logic_result[4]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[4]~26\, u0|core0|cpu|W_alu_result[4]~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[4]\, u0|core0|cpu|W_alu_result[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[40]\, u0|mm_interconnect_0|cmd_mux|src_data[40], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[9]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[9]~28\, u0|core0|cpu|F_iw[9]~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[9]~29\, u0|core0|cpu|F_iw[9]~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[9]\, u0|core0|cpu|D_iw[9], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[3]~5\, u0|core0|cpu|R_src2_lo[3]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[3]\, u0|core0|cpu|E_src2[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~24\, u0|core0|cpu|Add1~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[3]~25\, u0|core0|cpu|E_logic_result[3]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[3]~25\, u0|core0|cpu|W_alu_result[3]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[3]\, u0|core0|cpu|W_alu_result[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[39]\, u0|mm_interconnect_0|cmd_mux|src_data[39], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[29]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[29], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[28]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[28], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[27]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[27], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[2]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[23], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[23]~51\, u0|core0|cpu|F_iw[23]~51, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[23]~52\, u0|core0|cpu|F_iw[23]~52, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[23]\, u0|core0|cpu|D_iw[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[1]~0\, u0|core0|cpu|D_dst_regnum[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[1]~1\, u0|core0|cpu|D_dst_regnum[1]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[1]~2\, u0|core0|cpu|D_dst_regnum[1]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_dst_regnum[1]\, u0|core0|cpu|R_dst_regnum[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_data[16]~8\, u0|core0|cpu|E_st_data[16]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[16]\, u0|core0|cpu|d_writedata[16], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8\, u0|mm_interconnect_0|cmd_mux|src_payload~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[23]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[23], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[24]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[24], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[25]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[25], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[34]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[34], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[34]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[34], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[15]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[10]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[16]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[16], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[16], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4\, u0|mm_interconnect_0|rsp_mux_001|src_payload~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[16]~16\, u0|core0|cpu|F_iw[16]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[16]\, u0|core0|cpu|D_iw[16], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_break~0\, u0|core0|cpu|D_ctrl_break~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_break\, u0|core0|cpu|R_ctrl_break, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~19\, u0|core0|cpu|Equal0~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_br_uncond\, u0|core0|cpu|R_ctrl_br_uncond, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_uncond_cti_non_br~0\, u0|core0|cpu|D_ctrl_uncond_cti_non_br~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_uncond_cti_non_br~1\, u0|core0|cpu|D_ctrl_uncond_cti_non_br~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_uncond_cti_non_br\, u0|core0|cpu|R_ctrl_uncond_cti_non_br, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_br\, u0|core0|cpu|R_ctrl_br, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_logic_op_raw[0]~1\, u0|core0|cpu|D_logic_op_raw[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_compare_op[0]\, u0|core0|cpu|R_compare_op[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~98\, u0|core0|cpu|Add1~98, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_compare_op[1]\, u0|core0|cpu|R_compare_op[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~2\, u0|core0|cpu|Equal127~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~3\, u0|core0|cpu|Equal127~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~1\, u0|core0|cpu|Equal127~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[28]~16\, u0|core0|cpu|E_logic_result[28]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~0\, u0|core0|cpu|Equal127~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~4\, u0|core0|cpu|Equal127~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[0]~31\, u0|core0|cpu|E_logic_result[0]~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~8\, u0|core0|cpu|Equal127~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~6\, u0|core0|cpu|Equal127~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[2]~24\, u0|core0|cpu|E_logic_result[2]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~7\, u0|core0|cpu|Equal127~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[10]~12\, u0|core0|cpu|R_src2_lo[10]~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[10]\, u0|core0|cpu|E_src2[10], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[10]~18\, u0|core0|cpu|E_logic_result[10]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~5\, u0|core0|cpu|Equal127~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal127~9\, u0|core0|cpu|Equal127~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_cmp_result~0\, u0|core0|cpu|E_cmp_result~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_cmp_result~1\, u0|core0|cpu|E_cmp_result~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_cmp_result\, u0|core0|cpu|W_cmp_result, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_sel_nxt.10~0\, u0|core0|cpu|F_pc_sel_nxt.10~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_sel_nxt.10~1\, u0|core0|cpu|F_pc_sel_nxt.10~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[1]~21\, u0|core0|cpu|F_pc_nxt[1]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[1]\, u0|core0|cpu|F_pc[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_plus_one[2]~4\, u0|core0|cpu|F_pc_plus_one[2]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[2]~22\, u0|core0|cpu|F_pc_nxt[2]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[2]\, u0|core0|cpu|F_pc[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[3]~23\, u0|core0|cpu|F_pc_nxt[3]~23, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[3]~24\, u0|core0|cpu|F_pc_nxt[3]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[3]\, u0|core0|cpu|F_pc[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[41]\, u0|mm_interconnect_0|cmd_mux|src_data[41], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[3]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[14]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[14]~21\, u0|core0|cpu|F_iw[14]~21, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[14]~62\, u0|core0|cpu|F_iw[14]~62, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[14]\, u0|core0|cpu|D_iw[14], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~9\, u0|core0|cpu|D_ctrl_force_src2_zero~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~10\, u0|core0|cpu|D_ctrl_force_src2_zero~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~0\, u0|core0|cpu|D_ctrl_retaddr~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~1\, u0|core0|cpu|D_ctrl_retaddr~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~16\, u0|core0|cpu|D_ctrl_force_src2_zero~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~17\, u0|core0|cpu|D_ctrl_force_src2_zero~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~18\, u0|core0|cpu|D_ctrl_force_src2_zero~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal62~14\, u0|core0|cpu|Equal62~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~2\, u0|core0|cpu|D_ctrl_retaddr~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~3\, u0|core0|cpu|D_ctrl_retaddr~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~4\, u0|core0|cpu|D_ctrl_retaddr~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~5\, u0|core0|cpu|D_ctrl_retaddr~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~6\, u0|core0|cpu|D_ctrl_retaddr~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_retaddr~7\, u0|core0|cpu|D_ctrl_retaddr~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_retaddr\, u0|core0|cpu|R_ctrl_retaddr, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1~15\, u0|core0|cpu|R_src1~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src1[1]~17\, u0|core0|cpu|R_src1[1]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src1[1]\, u0|core0|cpu|E_src1[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_mem_byte_en[2]~3\, u0|core0|cpu|E_mem_byte_en[2]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_byteenable[2]\, u0|core0|cpu|d_byteenable[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34]\, u0|mm_interconnect_0|cmd_mux_001|src_data[34], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~1\, u0|sdram_controller_0|i_count[1]~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~0\, u0|sdram_controller_0|i_count[1]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~0\, u0|sdram_controller_0|Add0~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[0]\, u0|sdram_controller_0|refresh_counter[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~2\, u0|sdram_controller_0|Add0~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~7\, u0|sdram_controller_0|refresh_counter~7, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[1]\, u0|sdram_controller_0|refresh_counter[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~4\, u0|sdram_controller_0|Add0~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[2]\, u0|sdram_controller_0|refresh_counter[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~6\, u0|sdram_controller_0|Add0~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]~12\, u0|sdram_controller_0|refresh_counter[3]~12, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]\, u0|sdram_controller_0|refresh_counter[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~8\, u0|sdram_controller_0|Add0~8, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~6\, u0|sdram_controller_0|refresh_counter~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[4]\, u0|sdram_controller_0|refresh_counter[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal0~2\, u0|sdram_controller_0|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~10\, u0|sdram_controller_0|Add0~10, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~5\, u0|sdram_controller_0|refresh_counter~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5]\, u0|sdram_controller_0|refresh_counter[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~12\, u0|sdram_controller_0|Add0~12, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~4\, u0|sdram_controller_0|refresh_counter~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6]\, u0|sdram_controller_0|refresh_counter[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~14\, u0|sdram_controller_0|Add0~14, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~3\, u0|sdram_controller_0|refresh_counter~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7]\, u0|sdram_controller_0|refresh_counter[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~16\, u0|sdram_controller_0|Add0~16, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~10\, u0|sdram_controller_0|refresh_counter[8]~10, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]\, u0|sdram_controller_0|refresh_counter[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal0~1\, u0|sdram_controller_0|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~18\, u0|sdram_controller_0|Add0~18, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]~9\, u0|sdram_controller_0|refresh_counter[9]~9, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]\, u0|sdram_controller_0|refresh_counter[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~20\, u0|sdram_controller_0|Add0~20, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~2\, u0|sdram_controller_0|refresh_counter~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10]\, u0|sdram_controller_0|refresh_counter[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~22\, u0|sdram_controller_0|Add0~22, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~1\, u0|sdram_controller_0|refresh_counter~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[11]\, u0|sdram_controller_0|refresh_counter[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Add0~24\, u0|sdram_controller_0|Add0~24, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~0\, u0|sdram_controller_0|refresh_counter~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12]\, u0|sdram_controller_0|refresh_counter[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal0~0\, u0|sdram_controller_0|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal0~3\, u0|sdram_controller_0|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector8~0\, u0|sdram_controller_0|Selector8~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.001\, u0|sdram_controller_0|i_state.001, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector16~0\, u0|sdram_controller_0|Selector16~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector6~0\, u0|sdram_controller_0|Selector6~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_refs[0]\, u0|sdram_controller_0|i_refs[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector5~0\, u0|sdram_controller_0|Selector5~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_refs[1]\, u0|sdram_controller_0|i_refs[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector4~0\, u0|sdram_controller_0|Selector4~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector4~1\, u0|sdram_controller_0|Selector4~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_refs[2]\, u0|sdram_controller_0|i_refs[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector18~1\, u0|sdram_controller_0|Selector18~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector16~1\, u0|sdram_controller_0|Selector16~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_next.010\, u0|sdram_controller_0|i_next.010, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector9~0\, u0|sdram_controller_0|Selector9~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.010\, u0|sdram_controller_0|i_state.010, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[0]~4\, u0|sdram_controller_0|i_count[0]~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[0]~5\, u0|sdram_controller_0|i_count[0]~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[0]\, u0|sdram_controller_0|i_count[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~2\, u0|sdram_controller_0|i_count[1]~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~3\, u0|sdram_controller_0|i_count[1]~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[1]\, u0|sdram_controller_0|i_count[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector13~0\, u0|sdram_controller_0|Selector13~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector13~1\, u0|sdram_controller_0|Selector13~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_count[2]\, u0|sdram_controller_0|i_count[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector18~0\, u0|sdram_controller_0|Selector18~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector18~2\, u0|sdram_controller_0|Selector18~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_next.111\, u0|sdram_controller_0|i_next.111, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector12~0\, u0|sdram_controller_0|Selector12~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.111\, u0|sdram_controller_0|i_state.111, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector10~0\, u0|sdram_controller_0|Selector10~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector10~1\, u0|sdram_controller_0|Selector10~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.011\, u0|sdram_controller_0|i_state.011, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_next.000~0\, u0|sdram_controller_0|i_next.000~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_next.000\, u0|sdram_controller_0|i_next.000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector7~0\, u0|sdram_controller_0|Selector7~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.000\, u0|sdram_controller_0|i_state.000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr6~0\, u0|sdram_controller_0|WideOr6~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector17~0\, u0|sdram_controller_0|Selector17~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_next.101\, u0|sdram_controller_0|i_next.101, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.101~0\, u0|sdram_controller_0|i_state.101~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_state.101\, u0|sdram_controller_0|i_state.101, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|init_done~0\, u0|sdram_controller_0|init_done~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|init_done\, u0|sdram_controller_0|init_done, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[55]\, u0|mm_interconnect_0|cmd_mux_001|src_data[55], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[36], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[36], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[51]\, u0|mm_interconnect_0|cmd_mux_001|src_data[51], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[32], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[32], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[14]\, u0|sdram_controller_0|active_addr[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[52]\, u0|mm_interconnect_0|cmd_mux_001|src_data[52], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[33], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[33], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[15]\, u0|sdram_controller_0|active_addr[15], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~5\, u0|sdram_controller_0|pending~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[53]\, u0|mm_interconnect_0|cmd_mux_001|src_data[53], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[34], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[16]\, u0|sdram_controller_0|active_addr[16], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[54]\, u0|mm_interconnect_0|cmd_mux_001|src_data[54], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[35], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[35], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[17]\, u0|sdram_controller_0|active_addr[17], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal3~0\, u0|sdram_controller_0|Equal3~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~6\, u0|sdram_controller_0|pending~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~9\, u0|sdram_controller_0|pending~9, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~1\, u0|sdram_controller_0|Selector27~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector24~0\, u0|sdram_controller_0|Selector24~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~0\, u0|sdram_controller_0|Selector27~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_rnw~feeder\, u0|sdram_controller_0|active_rnw~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_rnw\, u0|sdram_controller_0|active_rnw, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector34~2\, u0|sdram_controller_0|Selector34~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector34~5\, u0|sdram_controller_0|Selector34~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector34~3\, u0|sdram_controller_0|Selector34~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector34~4\, u0|sdram_controller_0|Selector34~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next.000001000\, u0|sdram_controller_0|m_next.000001000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~2\, u0|sdram_controller_0|Selector27~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~3\, u0|sdram_controller_0|Selector27~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~4\, u0|sdram_controller_0|Selector27~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~5\, u0|sdram_controller_0|Selector27~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector27~6\, u0|sdram_controller_0|Selector27~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000001000\, u0|sdram_controller_0|m_state.000001000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr9~0\, u0|sdram_controller_0|WideOr9~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_rnw~0\, u0|sdram_controller_0|active_rnw~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_rnw~1\, u0|sdram_controller_0|active_rnw~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_rnw~2\, u0|sdram_controller_0|active_rnw~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[18]\, u0|sdram_controller_0|active_addr[18], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[57]\, u0|mm_interconnect_0|cmd_mux_001|src_data[57], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[38], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[20]\, u0|sdram_controller_0|active_addr[20], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector25~4\, u0|sdram_controller_0|Selector25~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~0\, u0|sdram_controller_0|active_cs_n~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~1\, u0|sdram_controller_0|active_cs_n~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_cs_n\, u0|sdram_controller_0|active_cs_n, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~7\, u0|sdram_controller_0|pending~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[56]\, u0|mm_interconnect_0|cmd_mux_001|src_data[56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[37], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[37], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[19]\, u0|sdram_controller_0|active_addr[19], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal3~1\, u0|sdram_controller_0|Equal3~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~8\, u0|sdram_controller_0|pending~8, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next~19\, u0|sdram_controller_0|m_next~19, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector29~0\, u0|sdram_controller_0|Selector29~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000100000\, u0|sdram_controller_0|m_state.000100000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector30~0\, u0|sdram_controller_0|Selector30~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector30~1\, u0|sdram_controller_0|Selector30~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.001000000\, u0|sdram_controller_0|m_state.001000000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector38~3\, u0|sdram_controller_0|Selector38~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector38~0\, u0|sdram_controller_0|Selector38~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next~20\, u0|sdram_controller_0|m_next~20, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~0\, u0|sdram_controller_0|Selector39~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~4\, u0|sdram_controller_0|Selector39~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr10~0\, u0|sdram_controller_0|WideOr10~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~1\, u0|sdram_controller_0|Selector39~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~2\, u0|sdram_controller_0|Selector39~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~3\, u0|sdram_controller_0|Selector39~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector39~5\, u0|sdram_controller_0|Selector39~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_count[0]\, u0|sdram_controller_0|m_count[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]~1\, u0|sdram_controller_0|m_addr[7]~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector38~1\, u0|sdram_controller_0|Selector38~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector38~2\, u0|sdram_controller_0|Selector38~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector38~4\, u0|sdram_controller_0|Selector38~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_count[1]\, u0|sdram_controller_0|m_count[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector26~1\, u0|sdram_controller_0|Selector26~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector26~0\, u0|sdram_controller_0|Selector26~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector26~2\, u0|sdram_controller_0|Selector26~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000000100\, u0|sdram_controller_0|m_state.000000100, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector36~0\, u0|sdram_controller_0|Selector36~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector33~0\, u0|sdram_controller_0|Selector33~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector36~1\, u0|sdram_controller_0|Selector36~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector36~2\, u0|sdram_controller_0|Selector36~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next.010000000\, u0|sdram_controller_0|m_next.010000000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector31~0\, u0|sdram_controller_0|Selector31~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.010000000\, u0|sdram_controller_0|m_state.010000000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector35~0\, u0|sdram_controller_0|Selector35~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector33~1\, u0|sdram_controller_0|Selector33~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector33~2\, u0|sdram_controller_0|Selector33~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector33~3\, u0|sdram_controller_0|Selector33~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector33~4\, u0|sdram_controller_0|Selector33~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next.000000001\, u0|sdram_controller_0|m_next.000000001, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector24~1\, u0|sdram_controller_0|Selector24~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector24~2\, u0|sdram_controller_0|Selector24~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001\, u0|sdram_controller_0|m_state.000000001, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector23~0\, u0|sdram_controller_0|Selector23~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|ack_refresh_request\, u0|sdram_controller_0|ack_refresh_request, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_request~0\, u0|sdram_controller_0|refresh_request~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|refresh_request\, u0|sdram_controller_0|refresh_request, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector32~0\, u0|sdram_controller_0|Selector32~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector32~1\, u0|sdram_controller_0|Selector32~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000\, u0|sdram_controller_0|m_state.100000000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector41~1\, u0|sdram_controller_0|Selector41~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector41~2\, u0|sdram_controller_0|Selector41~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|f_pop\, u0|sdram_controller_0|f_pop, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|f_select\, u0|sdram_controller_0|f_select, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35]\, u0|mm_interconnect_0|cmd_mux_001|src_data[35], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector25~5\, u0|sdram_controller_0|Selector25~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000000010\, u0|sdram_controller_0|m_state.000000010, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr8~0\, u0|sdram_controller_0|WideOr8~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector1~0\, u0|sdram_controller_0|Selector1~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_cmd[2]\, u0|sdram_controller_0|i_cmd[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector20~0\, u0|sdram_controller_0|Selector20~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[2]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector3~0\, u0|sdram_controller_0|Selector3~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_cmd[0]\, u0|sdram_controller_0|i_cmd[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector22~0\, u0|sdram_controller_0|Selector22~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|always5~0\, u0|sdram_controller_0|always5~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector22~1\, u0|sdram_controller_0|Selector22~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[0]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr9~1\, u0|sdram_controller_0|WideOr9~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector2~0\, u0|sdram_controller_0|Selector2~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_cmd[1]\, u0|sdram_controller_0|i_cmd[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector21~0\, u0|sdram_controller_0|Selector21~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector21~1\, u0|sdram_controller_0|Selector21~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[1]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Equal4~0\, u0|sdram_controller_0|Equal4~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|rd_valid[0]\, u0|sdram_controller_0|rd_valid[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]~feeder\, u0|sdram_controller_0|rd_valid[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]\, u0|sdram_controller_0|rd_valid[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2]\, u0|sdram_controller_0|rd_valid[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_valid\, u0|sdram_controller_0|za_valid, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5\, u0|mm_interconnect_0|rsp_mux_001|src_payload~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[21]~32\, u0|core0|cpu|F_iw[21]~32, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[21]~33\, u0|core0|cpu|F_iw[21]~33, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[21]\, u0|core0|cpu|D_iw[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[19]~9\, u0|core0|cpu|E_src2[19]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[19]\, u0|core0|cpu|E_src2[19], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~8\, u0|core0|cpu|Add1~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[17]~8\, u0|core0|cpu|F_pc_nxt[17]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[17]\, u0|core0|cpu|F_pc[17], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1\, u0|mm_interconnect_0|router_001|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0\, u0|mm_interconnect_0|router_001|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2\, u0|mm_interconnect_0|router_001|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~3\, u0|mm_interconnect_0|router_001|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~4\, u0|mm_interconnect_0|router_001|Equal0~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0\, u0|mm_interconnect_0|cmd_mux_001|src_payload~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0\, u0|mm_interconnect_0|cmd_mux_001|src_valid~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[68]\, u0|mm_interconnect_0|cmd_mux_001|src_data[68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, TempControllerRoom, 1
instance = comp, \sdram_dq[5]~input\, sdram_dq[5]~input, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|za_data[5]\, u0|sdram_controller_0|za_data[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19\, u0|core0|cpu|av_ld_byte0_data_nxt[5]~19, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6\, u0|mm_interconnect_0|rsp_mux_001|src_payload~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[5]~19\, u0|core0|cpu|F_iw[5]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[5]\, u0|core0|cpu|D_iw[5], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~4\, u0|core0|cpu|Equal0~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_opx_rsv60\, u0|core0|cpu|D_op_opx_rsv60, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~11\, u0|core0|cpu|D_ctrl_force_src2_zero~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~14\, u0|core0|cpu|Equal0~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~12\, u0|core0|cpu|D_ctrl_force_src2_zero~12, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~13\, u0|core0|cpu|D_ctrl_force_src2_zero~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~14\, u0|core0|cpu|D_ctrl_force_src2_zero~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~22\, u0|core0|cpu|D_ctrl_force_src2_zero~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_force_src2_zero~15\, u0|core0|cpu|D_ctrl_force_src2_zero~15, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_exception~0\, u0|core0|cpu|D_ctrl_exception~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_exception~1\, u0|core0|cpu|D_ctrl_exception~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_exception~3\, u0|core0|cpu|D_ctrl_exception~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_exception~4\, u0|core0|cpu|D_ctrl_exception~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_exception\, u0|core0|cpu|R_ctrl_exception, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_status_reg_pie_inst_nxt~0\, u0|core0|cpu|W_status_reg_pie_inst_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc_nxt[8]~19\, u0|core0|cpu|F_pc_nxt[8]~19, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_pc[8]\, u0|core0|cpu|F_pc[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[46]\, u0|mm_interconnect_0|cmd_mux|src_data[46], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[8]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[8], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[17]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[17], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[17]~34\, u0|core0|cpu|F_iw[17]~34, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_req~1\, u0|core0|cpu|hbreak_req~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[17]~36\, u0|core0|cpu|F_iw[17]~36, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[17]\, u0|core0|cpu|D_iw[17], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_dst_regnum[0]~6\, u0|core0|cpu|D_dst_regnum[0]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_dst_regnum[0]\, u0|core0|cpu|R_dst_regnum[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[2]~4\, u0|core0|cpu|R_src2_lo[2]~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[2]\, u0|core0|cpu|E_src2[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~25\, u0|core0|cpu|Add1~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[2]~24\, u0|core0|cpu|W_alu_result[2]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[2]\, u0|core0|cpu|W_alu_result[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38]\, u0|mm_interconnect_0|cmd_mux|src_data[38], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[0]~4\, u0|core0|cpu|F_iw[0]~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~14, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[0]~5\, u0|core0|cpu|F_iw[0]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[0]\, u0|core0|cpu|D_iw[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_mem8~0\, u0|core0|cpu|D_ctrl_mem8~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_mem8~1\, u0|core0|cpu|D_ctrl_mem8~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_mem_byte_en[1]~0\, u0|core0|cpu|E_mem_byte_en[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_byteenable[1]\, u0|core0|cpu|d_byteenable[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2\, u0|mm_interconnect_0|rsp_mux|src_payload~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7\, u0|mm_interconnect_0|rsp_mux_001|src_payload~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[15]~20\, u0|core0|cpu|F_iw[15]~20, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[15]\, u0|core0|cpu|D_iw[15], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2\, u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_cmpge~4\, u0|core0|cpu|D_op_cmpge~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_enabled~0\, u0|core0|cpu|hbreak_enabled~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|hbreak_enabled\, u0|core0|cpu|hbreak_enabled, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[11]~11\, u0|core0|cpu|F_iw[11]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[12]~17\, u0|core0|cpu|F_iw[12]~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[12]~18\, u0|core0|cpu|F_iw[12]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[12]\, u0|core0|cpu|D_iw[12], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~8\, u0|core0|cpu|Equal0~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_logic\, u0|core0|cpu|D_ctrl_logic, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_logic\, u0|core0|cpu|R_ctrl_logic, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[28]~0\, u0|core0|cpu|W_alu_result[28]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[28]\, u0|core0|cpu|W_alu_result[28], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~9\, u0|mm_interconnect_0|cmd_demux|src1_valid~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~8\, u0|mm_interconnect_0|cmd_demux|src1_valid~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1\, u0|mm_interconnect_0|cmd_mux_001|WideOr1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0\, u0|mm_interconnect_0|cmd_mux_001|last_cycle~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0\, u0|mm_interconnect_0|cmd_mux_001|update_grant~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16\, u0|core0|cpu|av_ld_byte0_data_nxt[2]~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[2]~7\, u0|core0|cpu|F_iw[2]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[2]~8\, u0|core0|cpu|F_iw[2]~8, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[2]\, u0|core0|cpu|D_iw[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~2\, u0|core0|cpu|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2\, u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5\, u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~16\, u0|core0|cpu|Equal0~16, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_use_imm~0\, u0|core0|cpu|R_src2_use_imm~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_use_imm~1\, u0|core0|cpu|R_src2_use_imm~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_use_imm\, u0|core0|cpu|R_src2_use_imm, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo~1\, u0|core0|cpu|R_src2_lo~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_src2_lo[0]~2\, u0|core0|cpu|R_src2_lo[0]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_src2[0]\, u0|core0|cpu|E_src2[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~27\, u0|core0|cpu|Add1~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[0]~27\, u0|core0|cpu|W_alu_result[0]~27, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[0]\, u0|core0|cpu|W_alu_result[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_rshift8~0\, u0|core0|cpu|av_ld_rshift8~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_rshift8~1\, u0|core0|cpu|av_ld_rshift8~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0\, u0|timer_0|read_mux_out[0]~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0\, u0|timer_0|delayed_unxcounter_is_zeroxx0, TempControllerRoom, 1
instance = comp, \u0|timer_0|timeout_occurred~0\, u0|timer_0|timeout_occurred~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|timeout_occurred~1\, u0|timer_0|timeout_occurred~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|timeout_occurred\, u0|timer_0|timeout_occurred, TempControllerRoom, 1
instance = comp, \u0|timer_0|control_register[0]\, u0|timer_0|control_register[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2\, u0|timer_0|read_mux_out[0]~2, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0\, u0|timer_0|counter_snapshot[0]~0, TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[0]\, u0|timer_0|counter_snapshot[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|counter_snapshot[16]\, u0|timer_0|counter_snapshot[16], TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1\, u0|timer_0|read_mux_out[0]~1, TempControllerRoom, 1
instance = comp, \u0|timer_0|read_mux_out[0]\, u0|timer_0|read_mux_out[0], TempControllerRoom, 1
instance = comp, \u0|timer_0|readdata[0]\, u0|timer_0|readdata[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_rx|rx_data[0]\, u0|uart_0|the_soc_uart_0_rx|rx_data[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|control_reg[0]\, u0|uart_0|the_soc_uart_0_regs|control_reg[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data~1\, u0|uart_0|the_soc_uart_0_regs|selected_read_data~1, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2\, u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_regs|readdata[0]\, u0|uart_0|the_soc_uart_0_regs|readdata[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~23\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~23, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_dir[0]\, u0|gpio_0|data_dir[0], TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out~2\, u0|gpio_0|data_out~2, TempControllerRoom, 1
instance = comp, \u0|gpio_0|data_out[0]\, u0|gpio_0|data_out[0], TempControllerRoom, 1
instance = comp, \u0|gpio_0|read_mux_out[0]\, u0|gpio_0|read_mux_out[0], TempControllerRoom, 1
instance = comp, \u0|gpio_0|readdata[0]\, u0|gpio_0|readdata[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~22\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~22, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~24\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~24, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~25\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~25, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data_nxt[0]~55\, u0|core0|cpu|av_ld_byte0_data_nxt[0]~55, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_byte0_data[0]\, u0|core0|cpu|av_ld_byte0_data[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[0]~0\, u0|core0|cpu|W_rf_wr_data[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ienable_reg[0]~feeder\, u0|core0|cpu|W_ienable_reg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ienable_reg[0]\, u0|core0|cpu|W_ienable_reg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_wrctl_status~1\, u0|core0|cpu|E_wrctl_status~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_wrctl_bstatus~0\, u0|core0|cpu|E_wrctl_bstatus~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_bstatus_reg_inst_nxt~0\, u0|core0|cpu|W_bstatus_reg_inst_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_wrctl_estatus~0\, u0|core0|cpu|E_wrctl_estatus~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_estatus_reg_inst_nxt~0\, u0|core0|cpu|W_estatus_reg_inst_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_estatus_reg_inst_nxt~1\, u0|core0|cpu|W_estatus_reg_inst_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_estatus_reg\, u0|core0|cpu|W_estatus_reg, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_op_eret\, u0|core0|cpu|D_op_eret, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_status_reg_pie_inst_nxt~1\, u0|core0|cpu|W_status_reg_pie_inst_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_status_reg_pie_inst_nxt~2\, u0|core0|cpu|W_status_reg_pie_inst_nxt~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_status_reg_pie_inst_nxt~3\, u0|core0|cpu|W_status_reg_pie_inst_nxt~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_status_reg_pie\, u0|core0|cpu|W_status_reg_pie, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_bstatus_reg_inst_nxt~1\, u0|core0|cpu|W_bstatus_reg_inst_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_bstatus_reg\, u0|core0|cpu|W_bstatus_reg, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ipending_reg_nxt[0]~1\, u0|core0|cpu|W_ipending_reg_nxt[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_ipending_reg[0]\, u0|core0|cpu|W_ipending_reg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[0]~1\, u0|core0|cpu|E_control_rd_data[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[0]~0\, u0|core0|cpu|E_control_rd_data[0]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[0]~2\, u0|core0|cpu|E_control_rd_data[0]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_control_rd_data[0]~3\, u0|core0|cpu|E_control_rd_data[0]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_control_rd_data[0]\, u0|core0|cpu|W_control_rd_data[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[0]~1\, u0|core0|cpu|W_rf_wr_data[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wr_data[0]~2\, u0|core0|cpu|W_rf_wr_data[0]~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[1]~feeder\, u0|core0|cpu|d_writedata[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[1]\, u0|core0|cpu|d_writedata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[1]~6\, u0|core0|cpu|F_iw[1]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[1]\, u0|core0|cpu|D_iw[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_ld~2\, u0|core0|cpu|D_ctrl_ld~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_ld~3\, u0|core0|cpu|D_ctrl_ld~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_ld\, u0|core0|cpu|R_ctrl_ld, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_read_nxt\, u0|core0|cpu|d_read_nxt, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_read\, u0|core0|cpu|d_read, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0\, u0|mm_interconnect_0|core0_data_master_translator|uav_read~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1\, u0|mm_interconnect_0|rsp_mux|WideOr1~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0\, u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer\, u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0\, u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1\, u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2\, u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_st_stall\, u0|core0|cpu|E_st_stall, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_write\, u0|core0|cpu|d_write, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0\, u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1\, u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2\, u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3\, u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted\, u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1\, u0|mm_interconnect_0|cmd_mux|update_grant~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2\, u0|mm_interconnect_0|rsp_mux_001|src_payload~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[4]~10\, u0|core0|cpu|F_iw[4]~10, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[4]\, u0|core0|cpu|D_iw[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_st~0\, u0|core0|cpu|D_ctrl_st~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_ctrl_st\, u0|core0|cpu|R_ctrl_st, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_waiting_for_data\, u0|core0|cpu|av_ld_waiting_for_data, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_waiting_for_data_nxt~0\, u0|core0|cpu|av_ld_waiting_for_data_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|av_ld_waiting_for_data_nxt~1\, u0|core0|cpu|av_ld_waiting_for_data_nxt~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~3\, u0|core0|cpu|E_stall~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~4\, u0|core0|cpu|E_stall~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[0]~5\, u0|core0|cpu|E_shift_rot_cnt[0]~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[0]\, u0|core0|cpu|E_shift_rot_cnt[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[1]~7\, u0|core0|cpu|E_shift_rot_cnt[1]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[1]\, u0|core0|cpu|E_shift_rot_cnt[1], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[2]~9\, u0|core0|cpu|E_shift_rot_cnt[2]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[2]\, u0|core0|cpu|E_shift_rot_cnt[2], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[3]~11\, u0|core0|cpu|E_shift_rot_cnt[3]~11, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[3]\, u0|core0|cpu|E_shift_rot_cnt[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~1\, u0|core0|cpu|E_stall~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[4]~13\, u0|core0|cpu|E_shift_rot_cnt[4]~13, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_shift_rot_cnt[4]\, u0|core0|cpu|E_shift_rot_cnt[4], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~0\, u0|core0|cpu|E_stall~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~2\, u0|core0|cpu|E_stall~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_stall~5\, u0|core0|cpu|E_stall~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_valid~0\, u0|core0|cpu|W_valid~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_valid\, u0|core0|cpu|W_valid, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_wr_dst_reg~1\, u0|core0|cpu|D_wr_dst_reg~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Equal0~18\, u0|core0|cpu|Equal0~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_wr_dst_reg~0\, u0|core0|cpu|D_wr_dst_reg~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_wr_dst_reg~2\, u0|core0|cpu|D_wr_dst_reg~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_wr_dst_reg\, u0|core0|cpu|R_wr_dst_reg, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_rf_wren\, u0|core0|cpu|W_rf_wren, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|d_writedata[0]\, u0|core0|cpu|d_writedata[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, TempControllerRoom, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[21]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[21], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl\, u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl, TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, TempControllerRoom, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|cpu_resetrequest_d1\, u0|core0|cpu|cpu_resetrequest_d1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[24]~0\, u0|core0|cpu|D_iw[24]~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[24]~1\, u0|core0|cpu|D_iw[24]~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1\, u0|mm_interconnect_0|rsp_mux_001|src_payload~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_iw[3]~9\, u0|core0|cpu|F_iw[3]~9, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_iw[3]\, u0|core0|cpu|D_iw[3], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_logic_op[0]~1\, u0|core0|cpu|D_logic_op[0]~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_logic_op[0]\, u0|core0|cpu|R_logic_op[0], TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_logic_result[21]~6\, u0|core0|cpu|E_logic_result[21]~6, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[21]~7\, u0|core0|cpu|W_alu_result[21]~7, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[21]\, u0|core0|cpu|W_alu_result[21], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0\, u0|mm_interconnect_0|router|Equal0~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~1\, u0|mm_interconnect_0|router|Equal0~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~2\, u0|mm_interconnect_0|router|Equal0~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~3\, u0|mm_interconnect_0|router|Equal0~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src0_valid~2\, u0|mm_interconnect_0|cmd_demux|src0_valid~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0\, u0|mm_interconnect_0|rsp_demux|src1_valid~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|i_read_nxt~0\, u0|core0|cpu|i_read_nxt~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|i_read\, u0|core0|cpu|i_read, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1\, u0|mm_interconnect_0|rsp_demux_001|src1_valid~1, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|F_valid~0\, u0|core0|cpu|F_valid~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_valid~feeder\, u0|core0|cpu|D_valid~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_valid\, u0|core0|cpu|D_valid, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_valid~feeder\, u0|core0|cpu|R_valid~feeder, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|R_valid\, u0|core0|cpu|R_valid, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_subtract~4\, u0|core0|cpu|D_ctrl_alu_subtract~4, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_subtract~5\, u0|core0|cpu|D_ctrl_alu_subtract~5, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|D_ctrl_alu_subtract~3\, u0|core0|cpu|D_ctrl_alu_subtract~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_alu_sub~0\, u0|core0|cpu|E_alu_sub~0, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|E_alu_sub\, u0|core0|cpu|E_alu_sub, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|Add1~17\, u0|core0|cpu|Add1~17, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[10]~18\, u0|core0|cpu|W_alu_result[10]~18, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|W_alu_result[10]\, u0|core0|cpu|W_alu_result[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[46]\, u0|mm_interconnect_0|cmd_mux_001|src_data[46], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[27], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[27], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[58]\, u0|mm_interconnect_0|cmd_mux_001|src_data[58], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[39], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[21]\, u0|sdram_controller_0|active_addr[21], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[9]\, u0|sdram_controller_0|active_addr[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~1\, u0|sdram_controller_0|pending~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[49]\, u0|mm_interconnect_0|cmd_mux_001|src_data[49], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[30], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[30], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[50]\, u0|mm_interconnect_0|cmd_mux_001|src_data[50], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[31], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[13]\, u0|sdram_controller_0|active_addr[13], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[12]\, u0|sdram_controller_0|active_addr[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~3\, u0|sdram_controller_0|pending~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[48]\, u0|mm_interconnect_0|cmd_mux_001|src_data[48], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[29], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[11]\, u0|sdram_controller_0|active_addr[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[47]\, u0|mm_interconnect_0|cmd_mux_001|src_data[47], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[28], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[10]\, u0|sdram_controller_0|active_addr[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~2\, u0|sdram_controller_0|pending~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[45]\, u0|mm_interconnect_0|cmd_mux_001|src_data[45], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[26], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[26], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[8]\, u0|sdram_controller_0|active_addr[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~0\, u0|sdram_controller_0|pending~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|pending~4\, u0|sdram_controller_0|pending~4, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector41~0\, u0|sdram_controller_0|Selector41~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector35~1\, u0|sdram_controller_0|Selector35~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_next.000010000\, u0|sdram_controller_0|m_next.000010000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector28~0\, u0|sdram_controller_0|Selector28~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_state.000010000\, u0|sdram_controller_0|m_state.000010000, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~0\, u0|sdram_controller_0|m_data[15]~0, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1\, u0|mm_interconnect_0|cmd_mux_001|src_payload~1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[0]~_Duplicate_1\, u0|sdram_controller_0|m_data[0]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[0]\, u0|sdram_controller_0|active_data[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector112~0\, u0|sdram_controller_0|Selector112~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector112~1\, u0|sdram_controller_0|Selector112~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[0]\, u0|sdram_controller_0|m_data[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe\, u0|sdram_controller_0|oe, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2\, u0|mm_interconnect_0|cmd_mux_001|src_payload~2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[1]\, u0|sdram_controller_0|active_data[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[1]~_Duplicate_1\, u0|sdram_controller_0|m_data[1]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector111~0\, u0|sdram_controller_0|Selector111~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector111~1\, u0|sdram_controller_0|Selector111~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[1]\, u0|sdram_controller_0|m_data[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_1\, u0|sdram_controller_0|oe~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3\, u0|mm_interconnect_0|cmd_mux_001|src_payload~3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[2]\, u0|sdram_controller_0|active_data[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[2]~_Duplicate_1\, u0|sdram_controller_0|m_data[2]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector110~0\, u0|sdram_controller_0|Selector110~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector110~1\, u0|sdram_controller_0|Selector110~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[2]\, u0|sdram_controller_0|m_data[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_2\, u0|sdram_controller_0|oe~_Duplicate_2, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4\, u0|mm_interconnect_0|cmd_mux_001|src_payload~4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[3]\, u0|sdram_controller_0|active_data[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[3]~_Duplicate_1\, u0|sdram_controller_0|m_data[3]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector109~0\, u0|sdram_controller_0|Selector109~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector109~1\, u0|sdram_controller_0|Selector109~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[3]\, u0|sdram_controller_0|m_data[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_3\, u0|sdram_controller_0|oe~_Duplicate_3, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5\, u0|mm_interconnect_0|cmd_mux_001|src_payload~5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[4]\, u0|sdram_controller_0|active_data[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[4]~_Duplicate_1\, u0|sdram_controller_0|m_data[4]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector108~0\, u0|sdram_controller_0|Selector108~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector108~1\, u0|sdram_controller_0|Selector108~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[4]\, u0|sdram_controller_0|m_data[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_4\, u0|sdram_controller_0|oe~_Duplicate_4, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6\, u0|mm_interconnect_0|cmd_mux_001|src_payload~6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[5]~_Duplicate_1\, u0|sdram_controller_0|m_data[5]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[5]\, u0|sdram_controller_0|active_data[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector107~0\, u0|sdram_controller_0|Selector107~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector107~1\, u0|sdram_controller_0|Selector107~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[5]\, u0|sdram_controller_0|m_data[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_5\, u0|sdram_controller_0|oe~_Duplicate_5, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7\, u0|mm_interconnect_0|cmd_mux_001|src_payload~7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~_Duplicate_1\, u0|sdram_controller_0|m_data[6]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[6]\, u0|sdram_controller_0|active_data[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector106~0\, u0|sdram_controller_0|Selector106~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector106~1\, u0|sdram_controller_0|Selector106~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[6]\, u0|sdram_controller_0|m_data[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_6\, u0|sdram_controller_0|oe~_Duplicate_6, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8\, u0|mm_interconnect_0|cmd_mux_001|src_payload~8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[7]~_Duplicate_1\, u0|sdram_controller_0|m_data[7]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[7]\, u0|sdram_controller_0|active_data[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector105~0\, u0|sdram_controller_0|Selector105~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector105~1\, u0|sdram_controller_0|Selector105~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[7]\, u0|sdram_controller_0|m_data[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_7\, u0|sdram_controller_0|oe~_Duplicate_7, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9\, u0|mm_interconnect_0|cmd_mux_001|src_payload~9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[8]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[8]~_Duplicate_1\, u0|sdram_controller_0|m_data[8]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[8]\, u0|sdram_controller_0|active_data[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector104~0\, u0|sdram_controller_0|Selector104~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector104~1\, u0|sdram_controller_0|Selector104~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[8]\, u0|sdram_controller_0|m_data[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_8\, u0|sdram_controller_0|oe~_Duplicate_8, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10\, u0|mm_interconnect_0|cmd_mux_001|src_payload~10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[9]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[9]\, u0|sdram_controller_0|active_data[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[9]~_Duplicate_1\, u0|sdram_controller_0|m_data[9]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector103~0\, u0|sdram_controller_0|Selector103~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector103~1\, u0|sdram_controller_0|Selector103~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[9]\, u0|sdram_controller_0|m_data[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_9\, u0|sdram_controller_0|oe~_Duplicate_9, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11\, u0|mm_interconnect_0|cmd_mux_001|src_payload~11, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[10]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[10]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[10]\, u0|sdram_controller_0|active_data[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[10]~_Duplicate_1\, u0|sdram_controller_0|m_data[10]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector102~0\, u0|sdram_controller_0|Selector102~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector102~1\, u0|sdram_controller_0|Selector102~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[10]\, u0|sdram_controller_0|m_data[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_10\, u0|sdram_controller_0|oe~_Duplicate_10, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12\, u0|mm_interconnect_0|cmd_mux_001|src_payload~12, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[11]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[11]~_Duplicate_1\, u0|sdram_controller_0|m_data[11]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[11]\, u0|sdram_controller_0|active_data[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector101~0\, u0|sdram_controller_0|Selector101~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector101~1\, u0|sdram_controller_0|Selector101~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[11]\, u0|sdram_controller_0|m_data[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_11\, u0|sdram_controller_0|oe~_Duplicate_11, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13\, u0|mm_interconnect_0|cmd_mux_001|src_payload~13, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[12]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[12]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[12]~_Duplicate_1\, u0|sdram_controller_0|m_data[12]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[12]\, u0|sdram_controller_0|active_data[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector100~0\, u0|sdram_controller_0|Selector100~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector100~1\, u0|sdram_controller_0|Selector100~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[12]\, u0|sdram_controller_0|m_data[12], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_12\, u0|sdram_controller_0|oe~_Duplicate_12, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14\, u0|mm_interconnect_0|cmd_mux_001|src_payload~14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[13]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[13], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[13]~_Duplicate_1\, u0|sdram_controller_0|m_data[13]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[13]\, u0|sdram_controller_0|active_data[13], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector99~0\, u0|sdram_controller_0|Selector99~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector99~1\, u0|sdram_controller_0|Selector99~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[13]\, u0|sdram_controller_0|m_data[13], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_13\, u0|sdram_controller_0|oe~_Duplicate_13, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15\, u0|mm_interconnect_0|cmd_mux_001|src_payload~15, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[14]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[14], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~_Duplicate_1\, u0|sdram_controller_0|m_data[14]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[14]\, u0|sdram_controller_0|active_data[14], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector98~0\, u0|sdram_controller_0|Selector98~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector98~1\, u0|sdram_controller_0|Selector98~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[14]\, u0|sdram_controller_0|m_data[14], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_14\, u0|sdram_controller_0|oe~_Duplicate_14, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~16\, u0|mm_interconnect_0|cmd_mux_001|src_payload~16, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[15]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[15], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_data[15]\, u0|sdram_controller_0|active_data[15], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~_Duplicate_1\, u0|sdram_controller_0|m_data[15]~_Duplicate_1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector97~0\, u0|sdram_controller_0|Selector97~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector97~1\, u0|sdram_controller_0|Selector97~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_data[15]\, u0|sdram_controller_0|m_data[15], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_15\, u0|sdram_controller_0|oe~_Duplicate_15, TempControllerRoom, 1
instance = comp, \u0|gpio_0|bidir_port[0]~0\, u0|gpio_0|bidir_port[0]~0, TempControllerRoom, 1
instance = comp, \u0|gpio_0|bidir_port[1]~1\, u0|gpio_0|bidir_port[1]~1, TempControllerRoom, 1
instance = comp, \u0|gpio_0|bidir_port[2]~2\, u0|gpio_0|bidir_port[2]~2, TempControllerRoom, 1
instance = comp, \u0|gpio_0|bidir_port[3]~3\, u0|gpio_0|bidir_port[3]~3, TempControllerRoom, 1
instance = comp, \u0|core0|cpu|cpu_resettaken\, u0|core0|cpu|cpu_resettaken, TempControllerRoom, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl, TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[18], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[18], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[0]\, u0|sdram_controller_0|active_addr[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_addr[11]~feeder\, u0|sdram_controller_0|i_addr[11]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_addr[11]\, u0|sdram_controller_0|i_addr[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]~0\, u0|sdram_controller_0|m_addr[7]~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector94~0\, u0|sdram_controller_0|Selector94~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector94~1\, u0|sdram_controller_0|Selector94~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]~2\, u0|sdram_controller_0|m_addr[7]~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[0]\, u0|sdram_controller_0|m_addr[0], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[38]\, u0|mm_interconnect_0|cmd_mux_001|src_data[38], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[19], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[19], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[1]\, u0|sdram_controller_0|active_addr[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector93~0\, u0|sdram_controller_0|Selector93~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector93~1\, u0|sdram_controller_0|Selector93~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[1]\, u0|sdram_controller_0|m_addr[1], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[39]\, u0|mm_interconnect_0|cmd_mux_001|src_data[39], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[20], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[20], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[2]\, u0|sdram_controller_0|active_addr[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector92~0\, u0|sdram_controller_0|Selector92~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector92~1\, u0|sdram_controller_0|Selector92~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]\, u0|sdram_controller_0|m_addr[2], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[40]\, u0|mm_interconnect_0|cmd_mux_001|src_data[40], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[21], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[3]\, u0|sdram_controller_0|active_addr[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector91~0\, u0|sdram_controller_0|Selector91~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector91~1\, u0|sdram_controller_0|Selector91~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[3]\, u0|sdram_controller_0|m_addr[3], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[41]\, u0|mm_interconnect_0|cmd_mux_001|src_data[41], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[22], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[4]\, u0|sdram_controller_0|active_addr[4], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector90~0\, u0|sdram_controller_0|Selector90~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector90~1\, u0|sdram_controller_0|Selector90~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[4]\, u0|sdram_controller_0|m_addr[4], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[42]\, u0|mm_interconnect_0|cmd_mux_001|src_data[42], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[23], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[5]\, u0|sdram_controller_0|active_addr[5], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector89~0\, u0|sdram_controller_0|Selector89~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector89~1\, u0|sdram_controller_0|Selector89~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[5]\, u0|sdram_controller_0|m_addr[5], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[43]\, u0|mm_interconnect_0|cmd_mux_001|src_data[43], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[24], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[6]\, u0|sdram_controller_0|active_addr[6], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector88~0\, u0|sdram_controller_0|Selector88~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector88~1\, u0|sdram_controller_0|Selector88~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]\, u0|sdram_controller_0|m_addr[6], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[44]\, u0|mm_interconnect_0|cmd_mux_001|src_data[44], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8], TempControllerRoom, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[25], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[25], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_addr[7]\, u0|sdram_controller_0|active_addr[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector87~0\, u0|sdram_controller_0|Selector87~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector87~1\, u0|sdram_controller_0|Selector87~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]\, u0|sdram_controller_0|m_addr[7], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector86~2\, u0|sdram_controller_0|Selector86~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector86~3\, u0|sdram_controller_0|Selector86~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[8]\, u0|sdram_controller_0|m_addr[8], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector85~2\, u0|sdram_controller_0|Selector85~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector85~3\, u0|sdram_controller_0|Selector85~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]\, u0|sdram_controller_0|m_addr[9], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector84~2\, u0|sdram_controller_0|Selector84~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector84~3\, u0|sdram_controller_0|Selector84~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[10]\, u0|sdram_controller_0|m_addr[10], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector83~2\, u0|sdram_controller_0|Selector83~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector83~3\, u0|sdram_controller_0|Selector83~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_addr[11]\, u0|sdram_controller_0|m_addr[11], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector96~0\, u0|sdram_controller_0|Selector96~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|WideOr16~0\, u0|sdram_controller_0|WideOr16~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_bank[0]\, u0|sdram_controller_0|m_bank[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector95~0\, u0|sdram_controller_0|Selector95~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_bank[1]\, u0|sdram_controller_0|m_bank[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]\, u0|sdram_controller_0|m_cmd[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector0~0\, u0|sdram_controller_0|Selector0~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|i_cmd[3]\, u0|sdram_controller_0|i_cmd[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector19~0\, u0|sdram_controller_0|Selector19~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector19~2\, u0|sdram_controller_0|Selector19~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector19~1\, u0|sdram_controller_0|Selector19~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector19~3\, u0|sdram_controller_0|Selector19~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[3]\, u0|sdram_controller_0|m_cmd[3], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|comb~0\, u0|sdram_controller_0|comb~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|comb~1\, u0|sdram_controller_0|comb~1, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[16]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[16], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_dqm[0]\, u0|sdram_controller_0|active_dqm[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector114~0\, u0|sdram_controller_0|Selector114~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0]\, u0|sdram_controller_0|m_dqm[0], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|comb~2\, u0|sdram_controller_0|comb~2, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|comb~3\, u0|sdram_controller_0|comb~3, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[17]\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[17], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22\, u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|active_dqm[1]\, u0|sdram_controller_0|active_dqm[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|Selector113~0\, u0|sdram_controller_0|Selector113~0, TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_dqm[1]\, u0|sdram_controller_0|m_dqm[1], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]\, u0|sdram_controller_0|m_cmd[2], TempControllerRoom, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]\, u0|sdram_controller_0|m_cmd[0], TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|pre_txd~2\, u0|uart_0|the_soc_uart_0_tx|pre_txd~2, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|pre_txd~3\, u0|uart_0|the_soc_uart_0_tx|pre_txd~3, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|pre_txd\, u0|uart_0|the_soc_uart_0_tx|pre_txd, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|txd~0\, u0|uart_0|the_soc_uart_0_tx|txd~0, TempControllerRoom, 1
instance = comp, \u0|uart_0|the_soc_uart_0_tx|txd\, u0|uart_0|the_soc_uart_0_tx|txd, TempControllerRoom, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, TempControllerRoom, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, TempControllerRoom, 1
instance = comp, \gpio0[0]~input\, gpio0[0]~input, TempControllerRoom, 1
instance = comp, \gpio0[1]~input\, gpio0[1]~input, TempControllerRoom, 1
instance = comp, \gpio0[2]~input\, gpio0[2]~input, TempControllerRoom, 1
instance = comp, \gpio0[3]~input\, gpio0[3]~input, TempControllerRoom, 1
