:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment
;;;testbench;inst_t;VHDL;inst_t_e;inst_t_e_rtl_conf;
;;;inst_t;inst_a;VHDL;inst_a_e;inst_a_e_rtl_conf;
;;;inst_a;inst_aa;VHDL;inst_aa_e;inst_aa_e_rtl_conf;
;;;inst_a;inst_ab;VHDL;inst_ab_e;inst_ab_e_rtl_conf;
;;;inst_a;inst_ac;VHDL;inst_ac_e;inst_ac_e_rtl_conf;
;;Off;inst_a;inst_ad;VHDL;inst_ad_e;inst_ad_e_rtl_conf;
;;Off;inst_a;inst_ae;VHDL;inst_ae_e;inst_ae_e_rtl_conf;
;;Off;inst_t;inst_b;VHDL;inst_b_e;inst_b_e_rtl_conf;
;;Off;inst_t;inst_c;VHDL;inst_c_e;inst_c_e_rtl_conf;
;;Off;inst_t;inst_d;VHDL;inst_d_e;inst_d_e_rtl_conf;
;;Off;inst_t;inst_e;VHDL;inst_e_e;inst_e_e_rtl_conf;
;;Off;inst_e;inst_ea;VHDL;inst_ea_e;inst_ea_e_rtl_conf;
;;Off;inst_e;inst_eb;VHDL;inst_eb_e;inst_eb_e_rtl_conf;
;;Off;inst_e;inst_ec;VHDL;inst_ec_e;inst_ec_e_rtl_conf;
;;Off;inst_e;inst_ed;VHDL;inst_ed_e;inst_ed_e_rtl_conf;
;;Off;inst_e;inst_ee;Verilog;inst_ee_e;inst_ee_e_rtl_conf;
;;Off;inst_e;inst_ef;Verilog;inst_ef_e;inst_ef_e_rtl_conf;
;;Off;inst_e;inst_eg;Verilog;inst_eg_e;inst_eg_e_rtl_conf;
;;Off;inst_ea;inst_eaa;VHDL;inst_eaa_e;inst_eaa_e_rtl_conf;
;;Off;inst_ea;inst_eab;Verilog;inst_eab_e;inst_eab_e_rtl_conf;
;;Off;inst_ea;inst_eac;Verilog;inst_eac_e;inst_eac_e_rtl_conf;
;;Off;inst_eb;inst_eba;VHDL;inst_eba_e;inst_eba_e_rtl_conf;
;;Off;inst_eb;inst_ebb;VHDL;inst_ebb_e;inst_ebb_e_rtl_conf;
;;Off;inst_eb;inst_ebc;Verilog;inst_ebc_e;inst_ebc_e_rtl_conf;
;;Off;inst_ec;inst_eca;Verilog;inst_eca_e;inst_eca_e_rtl_conf;
;;Off;inst_ec;inst_ecb;Verilog;inst_ecb_e;inst_ecb_e_rtl_conf;
;;Off;inst_ec;inst_ecc;Verilog;inst_ecc_e;inst_ecc_e_rtl_conf;
;;Off;inst_ed;inst_eda;Verilog;inst_eda_e;inst_eda_e_rtl_conf;
;;Off;inst_ed;inst_edb;Verilog;inst_edb_e;inst_edb_e_rtl_conf;
#;Generate 10 instances;;inst_a;inst_1;Verilog;inst_1_e;inst_1_e_rtl_conf;
;$i(1..10);Off;inst_a;inst_$i;VHDL;inst_$i_e;inst_$i_e_rtl_conf;
:=:=:=>HIER_VERI
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment
;;;testbench;inst_t;Verilog;inst_t_e;inst_t_e_rtl_conf;
;;;inst_t;inst_a;Verilog;inst_a_e;inst_a_e_rtl_conf;
;;;inst_a;inst_aa;Verilog;inst_aa_e;inst_aa_e_rtl_conf;
;;;inst_a;inst_ab;Verilog;inst_ab_e;inst_ab_e_rtl_conf;
;;;inst_a;inst_ac;Verilog;inst_ac_e;inst_ac_e_rtl_conf;
;;Off;inst_a;inst_ad;Verilog;inst_ad_e;inst_ad_e_rtl_conf;
;;Off;inst_a;inst_ae;Verilog;inst_ae_e;inst_ae_e_rtl_conf;
;;Off;inst_t;inst_b;Verilog;inst_b_e;inst_b_e_rtl_conf;
;;Off;inst_t;inst_c;Verilog;inst_c_e;inst_c_e_rtl_conf;
;;Off;inst_t;inst_d;Verilog;inst_d_e;inst_d_e_rtl_conf;
;;Off;inst_t;inst_e;Verilog;inst_e_e;inst_e_e_rtl_conf;
;;Off;inst_e;inst_ea;Verilog;inst_ea_e;inst_ea_e_rtl_conf;
;;Off;inst_e;inst_eb;Verilog;inst_eb_e;inst_eb_e_rtl_conf;
;;Off;inst_e;inst_ec;Verilog;inst_ec_e;inst_ec_e_rtl_conf;
;;Off;inst_e;inst_ed;Verilog;inst_ed_e;inst_ed_e_rtl_conf;
;;Off;inst_e;inst_ee;Verilog;inst_ee_e;inst_ee_e_rtl_conf;
;;Off;inst_e;inst_ef;Verilog;inst_ef_e;inst_ef_e_rtl_conf;
;;Off;inst_e;inst_eg;Verilog;inst_eg_e;inst_eg_e_rtl_conf;
;;Off;inst_ea;inst_eaa;Verilog;inst_eaa_e;inst_eaa_e_rtl_conf;
;;Off;inst_ea;inst_eab;Verilog;inst_eab_e;inst_eab_e_rtl_conf;
;;Off;inst_ea;inst_eac;Verilog;inst_eac_e;inst_eac_e_rtl_conf;
;;Off;inst_eb;inst_eba;Verilog;inst_eba_e;inst_eba_e_rtl_conf;
;;Off;inst_eb;inst_ebb;Verilog;inst_ebb_e;inst_ebb_e_rtl_conf;
;;Off;inst_eb;inst_ebc;Verilog;inst_ebc_e;inst_ebc_e_rtl_conf;
;;Off;inst_ec;inst_eca;Verilog;inst_eca_e;inst_eca_e_rtl_conf;
;;Off;inst_ec;inst_ecb;Verilog;inst_ecb_e;inst_ecb_e_rtl_conf;
;;Off;inst_ec;inst_ecc;Verilog;inst_ecc_e;inst_ecc_e_rtl_conf;
;;Off;inst_ed;inst_eda;Verilog;inst_eda_e;inst_eda_e_rtl_conf;
;;Off;inst_ed;inst_edb;Verilog;inst_edb_e;inst_edb_e_rtl_conf;
#;Generate 10 instances;;inst_a;inst_1;Verilog;inst_1_e;inst_1_e_rtl_conf;
;$i(1..10);Off;inst_a;inst_$i;Verilog;inst_$i_e;inst_$i_e_rtl_conf;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr;::mdeout;::mdein;::result
# Generate I/P Ports;;;;;;;;;;;;;;;
;;IO;IO;clk;std_ulogic;;;I;sig_in_01;;inst_aa/sig_in_01_p;;;;
;;IO;IO;clk;std_ulogic;;;O;sig_out_02;inst_aa/sig_out_02_p;;;;;
;;;;;;;;;;;;;;;
;;IO;IO;clk;std_ulogic_vector;7;0;I;sig_in_03;;inst_aa/sig_in_03_p;;;;
;;IO;IO;clk;std_ulogic_vector;7;0;O;sig_out_04;inst_aa/sig_out_04_p;;;;;
# IO Ports added, 20030723;;;;;;;;;;;;;;;
;;IO;IO;clk;std_ulogic_vector;5;0;IO;sig_io_05;inst_aa/sig_io_out_05_p;;;;;
;;IO;IO;clk;std_ulogic_vector;6;0;IO;sig_io_06;;inst_aa/sig_io_out_06_p;;;;
