Total Cycles:                               95639 (956.39 msec)
Execution Cycles:                           64850 ( 67.81%)
Stall Cycles:                               30789 ( 32.19%)
Nops:                                        6462 (  6.76%)
Executed operations:                       162258

Executed branches:                          18012 ( 11.10% ops)(27.77% insts)
Not taken branches:                          7712 (  4.75% ops)(11.89% insts)(42.82% br)
Taken branches:                             10300 (  6.35% ops)(15.88% insts)(57.18% br)
  Taken uncond branches:                     5274 (  3.25% ops)( 8.13% insts)(29.28% br)
  Taken cond branches:                       5026 (  3.10% ops)( 7.75% insts)(27.90% br)
Size of Loaded Code:                        29184 Bytes

Instruction Memory Operations:
  Accesses:                                 69129
    Hits (Hit Rate):                        68884 ( 99.65%)
    Misses (Miss Rate):                       245 (  0.35%)
Instruction Memory Stall Cycles
  Total (in cycles):                         4097 (100.00%)
    Due to Misses:                           3675 ( 89.70%)
    Due to Bus Conflicts:                     422 ( 10.30%)

Data Memory Operations:                     Cache          
  Accesses:                                 50945 (100.00%)
    Hits (Hit Rate):                        50048 ( 98.24%)
    Misses (Miss Rate):                       897 (  1.76%)
  Write Backs (% of Misses):                  624 ( 69.57%)
Data Memory Stall Cycles
  Total (in cycles):                        16392 (100.00%)
    Due to Misses:                          12558 ( 76.61%)
    Due to Bus Conflicts:                    3834 ( 23.39%)

Percentage Bus Bandwidth Consumed:          24.15%


Avg. IPC (no stalls):   2.50
Avg. IPC (with stalls): 1.70

  cycle counter =        64850
  total ops     =       162258
   width[ 0] =          478
   width[ 1] =        21525
   width[ 2] =        13228
   width[ 3] =        10150
   width[ 4] =         5022
   width[ 5] =         1586
   width[ 6] =         1160
   width[ 7] =          999
   width[ 8] =         1418
   width[ 9] =           33
   width[10] =          464
   width[11] =         2325

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       24888    26.02        19995    30.83         2464     3.18          405     0.59 compressf
       21764    22.76        15749    24.29          462     0.60          420     0.61 decompress
       15518    16.23        14034    21.64           -0    -0.00          345     0.50 compressgetcode
       15518    16.23        13088    20.18          266     0.34          255     0.37 output
       13849    14.48          713     1.10         8764    11.32          465     0.68 cl_hash
         510     0.53          164     0.25           56     0.07          225     0.33 __sfvwrite
         373     0.39           58     0.09           70     0.09          210     0.31 Compress
         350     0.37          230     0.35           -0    -0.00           90     0.13 fflush
         315     0.33           92     0.14           56     0.07          150     0.22 _bcopy
         243     0.25           16     0.02           14     0.02          180     0.26 rindex
         239     0.25           56     0.09           28     0.04          120     0.18 __smakebuf
         210     0.22           45     0.07           98     0.13           30     0.04 std
         203     0.21           64     0.10           28     0.04          105     0.15 _malloc_r
         189     0.20           49     0.08           42     0.05           75     0.11 __swsetup
         149     0.16           49     0.08           14     0.02           75     0.11 _morecore_r
         135     0.14           27     0.04           28     0.04           60     0.09 exit
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         125     0.13           72     0.11            0     0.00           45     0.07 __wrap_memchr
         119     0.12           18     0.03           42     0.05           45     0.07 _fstat_r
         109     0.11           54     0.08            0     0.00           45     0.07 _fwalk
         104     0.11           48     0.07           14     0.02           30     0.04 _sbrk_r
         100     0.10           10     0.02           56     0.07           30     0.04 __vex_main
          97     0.10           44     0.07            0     0.00           45     0.07 __swrite
          94     0.10           40     0.06           14     0.02           30     0.04 _write_r
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          79     0.08           25     0.04           14     0.02           30     0.04 _puts_r
          58     0.06           22     0.03            0     0.00           30     0.04 __wrap_memmove
          55     0.06            9     0.01           14     0.02           30     0.04 puts
          24     0.03            7     0.01            0     0.00           15     0.02 _cleanup_r
          -0            -0             0  (others not profiled)

Simulation time  =     0.0072 s
Simulation speed =    22.4454 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


