

================================================================
== Vitis HLS Report for 'FIR_filter_transposed'
================================================================
* Date:           Sun Nov 23 22:53:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_v2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:79]   --->   Operation 2 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:79]   --->   Operation 3 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 4 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 5 'sext' 'sext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 6 'sext' 'sext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln83_3 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 7 'sext' 'sext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln83_4 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 8 'sext' 'sext_ln83_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln83_5 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 9 'sext' 'sext_ln83_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln83_6 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 10 'sext' 'sext_ln83_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln83_7 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 11 'sext' 'sext_ln83_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln83_8 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 12 'sext' 'sext_ln83_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln83_9 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 13 'sext' 'sext_ln83_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln83_10 = sext i16 %x_n_read" [FIR_HLS.cpp:83]   --->   Operation 14 'sext' 'sext_ln83_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_0_load = load i32 %p_ZL10H_accu_FIR_0" [FIR_HLS.cpp:83]   --->   Operation 15 'load' 'p_ZL10H_accu_FIR_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.38ns)   --->   "%mul_ln83 = mul i23 %sext_ln83_10, i23 100" [FIR_HLS.cpp:83]   --->   Operation 16 'mul' 'mul_ln83' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln83_11 = sext i23 %mul_ln83" [FIR_HLS.cpp:83]   --->   Operation 17 'sext' 'sext_ln83_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln83 = add i32 %sext_ln83_11, i32 %p_ZL10H_accu_FIR_0_load" [FIR_HLS.cpp:83]   --->   Operation 18 'add' 'add_ln83' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln83, i32 16, i32 31" [FIR_HLS.cpp:83]   --->   Operation 19 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_1_load = load i32 %p_ZL10H_accu_FIR_1" [FIR_HLS.cpp:86]   --->   Operation 20 'load' 'p_ZL10H_accu_FIR_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %x_n_read, i8 0" [FIR_HLS.cpp:86]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i24 %tmp" [FIR_HLS.cpp:86]   --->   Operation 22 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %x_n_read, i6 0" [FIR_HLS.cpp:86]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln86_8 = sext i22 %tmp_1" [FIR_HLS.cpp:86]   --->   Operation 24 'sext' 'sext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%sub_ln86 = sub i25 %sext_ln86_8, i25 %sext_ln86_6" [FIR_HLS.cpp:86]   --->   Operation 25 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i25 %sub_ln86" [FIR_HLS.cpp:86]   --->   Operation 26 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln86 = add i32 %p_ZL10H_accu_FIR_1_load, i32 %sext_ln86" [FIR_HLS.cpp:86]   --->   Operation 27 'add' 'add_ln86' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.38ns)   --->   "%mul_ln86 = mul i23 %sext_ln83_10, i23 52" [FIR_HLS.cpp:86]   --->   Operation 28 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i23 %mul_ln86" [FIR_HLS.cpp:86]   --->   Operation 29 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i23 %mul_ln86" [FIR_HLS.cpp:86]   --->   Operation 30 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln86_10 = sext i22 %tmp_1" [FIR_HLS.cpp:86]   --->   Operation 31 'sext' 'sext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n_read, i2 0" [FIR_HLS.cpp:86]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln86_12 = sext i18 %tmp_2" [FIR_HLS.cpp:86]   --->   Operation 33 'sext' 'sext_ln86_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "%sub_ln86_1 = sub i23 %sext_ln86_10, i23 %sext_ln86_12" [FIR_HLS.cpp:86]   --->   Operation 34 'sub' 'sub_ln86_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i23 %sub_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 35 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i23 %sub_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 36 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %x_n_read, i1 0" [FIR_HLS.cpp:86]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln86_14 = sext i17 %tmp_3" [FIR_HLS.cpp:86]   --->   Operation 38 'sext' 'sext_ln86_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "%sub_ln86_2 = sub i23 %sext_ln86_14, i23 %sext_ln86_10" [FIR_HLS.cpp:86]   --->   Operation 39 'sub' 'sub_ln86_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i23 %sub_ln86_2" [FIR_HLS.cpp:86]   --->   Operation 40 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln86_64 = sext i23 %sub_ln86_2" [FIR_HLS.cpp:86]   --->   Operation 41 'sext' 'sext_ln86_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.38ns)   --->   "%mul_ln86_1 = mul i24 %sext_ln83_8, i24 16777140" [FIR_HLS.cpp:86]   --->   Operation 42 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i24 %mul_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 43 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln86_65 = sext i24 %mul_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 44 'sext' 'sext_ln86_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln86_66 = sext i24 %mul_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 45 'sext' 'sext_ln86_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.38ns)   --->   "%mul_ln86_2 = mul i23 %sext_ln83_10, i23 58" [FIR_HLS.cpp:86]   --->   Operation 46 'mul' 'mul_ln86_2' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln86_9 = sext i23 %mul_ln86_2" [FIR_HLS.cpp:86]   --->   Operation 47 'sext' 'sext_ln86_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln86_67 = sext i23 %mul_ln86_2" [FIR_HLS.cpp:86]   --->   Operation 48 'sext' 'sext_ln86_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.38ns)   --->   "%mul_ln86_3 = mul i24 %sext_ln83_8, i24 70" [FIR_HLS.cpp:86]   --->   Operation 49 'mul' 'mul_ln86_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln86_11 = sext i24 %mul_ln86_3" [FIR_HLS.cpp:86]   --->   Operation 50 'sext' 'sext_ln86_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln86_68 = sext i24 %mul_ln86_3" [FIR_HLS.cpp:86]   --->   Operation 51 'sext' 'sext_ln86_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln86_69 = sext i22 %tmp_1" [FIR_HLS.cpp:86]   --->   Operation 52 'sext' 'sext_ln86_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln86_3 = sub i24 0, i24 %sext_ln86_69" [FIR_HLS.cpp:86]   --->   Operation 53 'sub' 'sub_ln86_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %x_n_read, i4 0" [FIR_HLS.cpp:86]   --->   Operation 54 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln86_72 = sext i20 %tmp_4" [FIR_HLS.cpp:86]   --->   Operation 55 'sext' 'sext_ln86_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln86_4 = sub i24 %sub_ln86_3, i24 %sext_ln86_72" [FIR_HLS.cpp:86]   --->   Operation 56 'sub' 'sub_ln86_4' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln86_13 = sext i24 %sub_ln86_4" [FIR_HLS.cpp:86]   --->   Operation 57 'sext' 'sext_ln86_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln86_73 = sext i24 %sub_ln86_4" [FIR_HLS.cpp:86]   --->   Operation 58 'sext' 'sext_ln86_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.38ns)   --->   "%mul_ln86_4 = mul i24 %sext_ln83_8, i24 98" [FIR_HLS.cpp:86]   --->   Operation 59 'mul' 'mul_ln86_4' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln86_15 = sext i24 %mul_ln86_4" [FIR_HLS.cpp:86]   --->   Operation 60 'sext' 'sext_ln86_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln86_74 = sext i24 %mul_ln86_4" [FIR_HLS.cpp:86]   --->   Operation 61 'sext' 'sext_ln86_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %x_n_read, i3 0" [FIR_HLS.cpp:86]   --->   Operation 62 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln86_75 = sext i19 %tmp_5" [FIR_HLS.cpp:86]   --->   Operation 63 'sext' 'sext_ln86_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.91ns)   --->   "%add_ln86_122 = add i24 %sext_ln86_69, i24 %sext_ln86_75" [FIR_HLS.cpp:86]   --->   Operation 64 'add' 'add_ln86_122' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln86_16 = sext i24 %add_ln86_122" [FIR_HLS.cpp:86]   --->   Operation 65 'sext' 'sext_ln86_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n_read, i7 0" [FIR_HLS.cpp:86]   --->   Operation 66 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln86_76 = sext i23 %tmp_6" [FIR_HLS.cpp:86]   --->   Operation 67 'sext' 'sext_ln86_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln86_77 = sext i18 %tmp_2" [FIR_HLS.cpp:86]   --->   Operation 68 'sext' 'sext_ln86_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.92ns)   --->   "%sub_ln86_5 = sub i24 %sext_ln86_77, i24 %sext_ln86_76" [FIR_HLS.cpp:86]   --->   Operation 69 'sub' 'sub_ln86_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln86_17 = sext i24 %sub_ln86_5" [FIR_HLS.cpp:86]   --->   Operation 70 'sext' 'sext_ln86_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.38ns)   --->   "%mul_ln86_5 = mul i24 %sext_ln83_8, i24 16777146" [FIR_HLS.cpp:86]   --->   Operation 71 'mul' 'mul_ln86_5' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln86_18 = sext i24 %mul_ln86_5" [FIR_HLS.cpp:86]   --->   Operation 72 'sext' 'sext_ln86_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.38ns)   --->   "%mul_ln86_6 = mul i25 %sext_ln83_9, i25 150" [FIR_HLS.cpp:86]   --->   Operation 73 'mul' 'mul_ln86_6' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln86_19 = sext i25 %mul_ln86_6" [FIR_HLS.cpp:86]   --->   Operation 74 'sext' 'sext_ln86_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (2.38ns)   --->   "%mul_ln86_7 = mul i25 %sext_ln83_9, i25 33554252" [FIR_HLS.cpp:86]   --->   Operation 75 'mul' 'mul_ln86_7' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln86_20 = sext i25 %mul_ln86_7" [FIR_HLS.cpp:86]   --->   Operation 76 'sext' 'sext_ln86_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.38ns)   --->   "%mul_ln86_8 = mul i23 %sext_ln83_10, i23 8388562" [FIR_HLS.cpp:86]   --->   Operation 77 'mul' 'mul_ln86_8' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln86_21 = sext i23 %mul_ln86_8" [FIR_HLS.cpp:86]   --->   Operation 78 'sext' 'sext_ln86_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.38ns)   --->   "%mul_ln86_9 = mul i25 %sext_ln83_9, i25 210" [FIR_HLS.cpp:86]   --->   Operation 79 'mul' 'mul_ln86_9' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln86_22 = sext i25 %mul_ln86_9" [FIR_HLS.cpp:86]   --->   Operation 80 'sext' 'sext_ln86_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.38ns)   --->   "%mul_ln86_10 = mul i22 %sext_ln83_7, i22 22" [FIR_HLS.cpp:86]   --->   Operation 81 'mul' 'mul_ln86_10' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln86_23 = sext i22 %mul_ln86_10" [FIR_HLS.cpp:86]   --->   Operation 82 'sext' 'sext_ln86_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.38ns)   --->   "%mul_ln86_11 = mul i25 %sext_ln83_9, i25 33554190" [FIR_HLS.cpp:86]   --->   Operation 83 'mul' 'mul_ln86_11' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln86_24 = sext i25 %mul_ln86_11" [FIR_HLS.cpp:86]   --->   Operation 84 'sext' 'sext_ln86_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln86_25 = sext i18 %tmp_2" [FIR_HLS.cpp:86]   --->   Operation 85 'sext' 'sext_ln86_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln86_78 = sext i24 %tmp" [FIR_HLS.cpp:86]   --->   Operation 86 'sext' 'sext_ln86_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln86_79 = sext i20 %tmp_4" [FIR_HLS.cpp:86]   --->   Operation 87 'sext' 'sext_ln86_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.93ns)   --->   "%add_ln86_123 = add i26 %sext_ln86_78, i26 %sext_ln86_79" [FIR_HLS.cpp:86]   --->   Operation 88 'add' 'add_ln86_123' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln86_26 = sext i26 %add_ln86_123" [FIR_HLS.cpp:86]   --->   Operation 89 'sext' 'sext_ln86_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (2.38ns)   --->   "%mul_ln86_12 = mul i23 %sext_ln83_10, i23 8388566" [FIR_HLS.cpp:86]   --->   Operation 90 'mul' 'mul_ln86_12' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln86_27 = sext i23 %mul_ln86_12" [FIR_HLS.cpp:86]   --->   Operation 91 'sext' 'sext_ln86_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.38ns)   --->   "%mul_ln86_13 = mul i26 %sext_ln83_6, i26 67108560" [FIR_HLS.cpp:86]   --->   Operation 92 'mul' 'mul_ln86_13' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln86_28 = sext i26 %mul_ln86_13" [FIR_HLS.cpp:86]   --->   Operation 93 'sext' 'sext_ln86_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.38ns)   --->   "%mul_ln86_14 = mul i24 %sext_ln83_8, i24 82" [FIR_HLS.cpp:86]   --->   Operation 94 'mul' 'mul_ln86_14' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln86_29 = sext i24 %mul_ln86_14" [FIR_HLS.cpp:86]   --->   Operation 95 'sext' 'sext_ln86_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (2.38ns)   --->   "%mul_ln86_15 = mul i26 %sext_ln83_6, i26 330" [FIR_HLS.cpp:86]   --->   Operation 96 'mul' 'mul_ln86_15' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln86_30 = sext i26 %mul_ln86_15" [FIR_HLS.cpp:86]   --->   Operation 97 'sext' 'sext_ln86_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln86_80 = sext i23 %tmp_6" [FIR_HLS.cpp:86]   --->   Operation 98 'sext' 'sext_ln86_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln86_6 = sub i25 0, i25 %sext_ln86_80" [FIR_HLS.cpp:86]   --->   Operation 99 'sub' 'sub_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln86_81 = sext i19 %tmp_5" [FIR_HLS.cpp:86]   --->   Operation 100 'sext' 'sext_ln86_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln86_7 = sub i25 %sub_ln86_6, i25 %sext_ln86_81" [FIR_HLS.cpp:86]   --->   Operation 101 'sub' 'sub_ln86_7' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln86_31 = sext i25 %sub_ln86_7" [FIR_HLS.cpp:86]   --->   Operation 102 'sext' 'sext_ln86_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.38ns)   --->   "%mul_ln86_16 = mul i26 %sext_ln83_6, i26 67108508" [FIR_HLS.cpp:86]   --->   Operation 103 'mul' 'mul_ln86_16' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln86_32 = sext i26 %mul_ln86_16" [FIR_HLS.cpp:86]   --->   Operation 104 'sext' 'sext_ln86_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.38ns)   --->   "%mul_ln86_17 = mul i25 %sext_ln83_9, i25 196" [FIR_HLS.cpp:86]   --->   Operation 105 'mul' 'mul_ln86_17' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln86_33 = sext i25 %mul_ln86_17" [FIR_HLS.cpp:86]   --->   Operation 106 'sext' 'sext_ln86_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.38ns)   --->   "%mul_ln86_18 = mul i26 %sext_ln83_6, i26 374" [FIR_HLS.cpp:86]   --->   Operation 107 'mul' 'mul_ln86_18' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln86_34 = sext i26 %mul_ln86_18" [FIR_HLS.cpp:86]   --->   Operation 108 'sext' 'sext_ln86_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.38ns)   --->   "%mul_ln86_19 = mul i26 %sext_ln83_6, i26 67108596" [FIR_HLS.cpp:86]   --->   Operation 109 'mul' 'mul_ln86_19' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln86_35 = sext i26 %mul_ln86_19" [FIR_HLS.cpp:86]   --->   Operation 110 'sext' 'sext_ln86_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.38ns)   --->   "%mul_ln86_20 = mul i26 %sext_ln83_6, i26 67108474" [FIR_HLS.cpp:86]   --->   Operation 111 'mul' 'mul_ln86_20' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln86_36 = sext i26 %mul_ln86_20" [FIR_HLS.cpp:86]   --->   Operation 112 'sext' 'sext_ln86_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.38ns)   --->   "%mul_ln86_21 = mul i26 %sext_ln83_6, i26 348" [FIR_HLS.cpp:86]   --->   Operation 113 'mul' 'mul_ln86_21' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln86_37 = sext i26 %mul_ln86_21" [FIR_HLS.cpp:86]   --->   Operation 114 'sext' 'sext_ln86_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.38ns)   --->   "%mul_ln86_22 = mul i26 %sext_ln83_6, i26 394" [FIR_HLS.cpp:86]   --->   Operation 115 'mul' 'mul_ln86_22' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln86_38 = sext i26 %mul_ln86_22" [FIR_HLS.cpp:86]   --->   Operation 116 'sext' 'sext_ln86_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.38ns)   --->   "%mul_ln86_23 = mul i26 %sext_ln83_6, i26 67108420" [FIR_HLS.cpp:86]   --->   Operation 117 'mul' 'mul_ln86_23' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln86_39 = sext i26 %mul_ln86_23" [FIR_HLS.cpp:86]   --->   Operation 118 'sext' 'sext_ln86_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (2.38ns)   --->   "%mul_ln86_24 = mul i26 %sext_ln83_6, i26 67108472" [FIR_HLS.cpp:86]   --->   Operation 119 'mul' 'mul_ln86_24' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln86_40 = sext i26 %mul_ln86_24" [FIR_HLS.cpp:86]   --->   Operation 120 'sext' 'sext_ln86_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (2.38ns)   --->   "%mul_ln86_25 = mul i27 %sext_ln83_5, i27 546" [FIR_HLS.cpp:86]   --->   Operation 121 'mul' 'mul_ln86_25' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln86_41 = sext i27 %mul_ln86_25" [FIR_HLS.cpp:86]   --->   Operation 122 'sext' 'sext_ln86_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (2.38ns)   --->   "%mul_ln86_26 = mul i27 %sext_ln83_5, i27 134217062" [FIR_HLS.cpp:86]   --->   Operation 123 'mul' 'mul_ln86_26' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln86_42 = sext i27 %mul_ln86_26" [FIR_HLS.cpp:86]   --->   Operation 124 'sext' 'sext_ln86_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (2.38ns)   --->   "%mul_ln86_27 = mul i26 %sext_ln83_6, i26 67108520" [FIR_HLS.cpp:86]   --->   Operation 125 'mul' 'mul_ln86_27' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln86_43 = sext i26 %mul_ln86_27" [FIR_HLS.cpp:86]   --->   Operation 126 'sext' 'sext_ln86_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.38ns)   --->   "%mul_ln86_28 = mul i27 %sext_ln83_5, i27 798" [FIR_HLS.cpp:86]   --->   Operation 127 'mul' 'mul_ln86_28' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln86_44 = sext i27 %mul_ln86_28" [FIR_HLS.cpp:86]   --->   Operation 128 'sext' 'sext_ln86_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (2.38ns)   --->   "%mul_ln86_29 = mul i26 %sext_ln83_6, i26 294" [FIR_HLS.cpp:86]   --->   Operation 129 'mul' 'mul_ln86_29' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln86_45 = sext i26 %mul_ln86_29" [FIR_HLS.cpp:86]   --->   Operation 130 'sext' 'sext_ln86_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (2.38ns)   --->   "%mul_ln86_30 = mul i27 %sext_ln83_5, i27 134216778" [FIR_HLS.cpp:86]   --->   Operation 131 'mul' 'mul_ln86_30' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln86_46 = sext i27 %mul_ln86_30" [FIR_HLS.cpp:86]   --->   Operation 132 'sext' 'sext_ln86_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.38ns)   --->   "%mul_ln86_31 = mul i25 %sext_ln83_9, i25 33554210" [FIR_HLS.cpp:86]   --->   Operation 133 'mul' 'mul_ln86_31' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln86_47 = sext i25 %mul_ln86_31" [FIR_HLS.cpp:86]   --->   Operation 134 'sext' 'sext_ln86_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (2.38ns)   --->   "%mul_ln86_32 = mul i28 %sext_ln83_4, i28 1120" [FIR_HLS.cpp:86]   --->   Operation 135 'mul' 'mul_ln86_32' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln86_48 = sext i28 %mul_ln86_32" [FIR_HLS.cpp:86]   --->   Operation 136 'sext' 'sext_ln86_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.38ns)   --->   "%mul_ln86_33 = mul i24 %sext_ln83_8, i24 118" [FIR_HLS.cpp:86]   --->   Operation 137 'mul' 'mul_ln86_33' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln86_49 = sext i24 %mul_ln86_33" [FIR_HLS.cpp:86]   --->   Operation 138 'sext' 'sext_ln86_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (2.38ns)   --->   "%mul_ln86_34 = mul i28 %sext_ln83_4, i28 268434132" [FIR_HLS.cpp:86]   --->   Operation 139 'mul' 'mul_ln86_34' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln86_50 = sext i28 %mul_ln86_34" [FIR_HLS.cpp:86]   --->   Operation 140 'sext' 'sext_ln86_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %x_n_read, i5 0" [FIR_HLS.cpp:86]   --->   Operation 141 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln86_82 = sext i21 %tmp_7" [FIR_HLS.cpp:86]   --->   Operation 142 'sext' 'sext_ln86_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln86_83 = sext i19 %tmp_5" [FIR_HLS.cpp:86]   --->   Operation 143 'sext' 'sext_ln86_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.90ns)   --->   "%sub_ln86_8 = sub i22 %sext_ln86_82, i22 %sext_ln86_83" [FIR_HLS.cpp:86]   --->   Operation 144 'sub' 'sub_ln86_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln86_51 = sext i22 %sub_ln86_8" [FIR_HLS.cpp:86]   --->   Operation 145 'sext' 'sext_ln86_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.38ns)   --->   "%mul_ln86_35 = mul i28 %sext_ln83_4, i28 1564" [FIR_HLS.cpp:86]   --->   Operation 146 'mul' 'mul_ln86_35' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln86_52 = sext i28 %mul_ln86_35" [FIR_HLS.cpp:86]   --->   Operation 147 'sext' 'sext_ln86_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (2.38ns)   --->   "%mul_ln86_36 = mul i25 %sext_ln83_9, i25 33554206" [FIR_HLS.cpp:86]   --->   Operation 148 'mul' 'mul_ln86_36' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln86_53 = sext i25 %mul_ln86_36" [FIR_HLS.cpp:86]   --->   Operation 149 'sext' 'sext_ln86_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (2.38ns)   --->   "%mul_ln86_37 = mul i28 %sext_ln83_4, i28 268433586" [FIR_HLS.cpp:86]   --->   Operation 150 'mul' 'mul_ln86_37' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln86_54 = sext i28 %mul_ln86_37" [FIR_HLS.cpp:86]   --->   Operation 151 'sext' 'sext_ln86_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %x_n_read, i9 0" [FIR_HLS.cpp:86]   --->   Operation 152 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln86_84 = sext i25 %tmp_8" [FIR_HLS.cpp:86]   --->   Operation 153 'sext' 'sext_ln86_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln86_85 = sext i17 %tmp_3" [FIR_HLS.cpp:86]   --->   Operation 154 'sext' 'sext_ln86_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.94ns)   --->   "%add_ln86_124 = add i27 %sext_ln86_84, i27 %sext_ln86_85" [FIR_HLS.cpp:86]   --->   Operation 155 'add' 'add_ln86_124' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln86_55 = sext i27 %add_ln86_124" [FIR_HLS.cpp:86]   --->   Operation 156 'sext' 'sext_ln86_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.38ns)   --->   "%mul_ln86_38 = mul i29 %sext_ln83_3, i29 2276" [FIR_HLS.cpp:86]   --->   Operation 157 'mul' 'mul_ln86_38' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln86_56 = sext i29 %mul_ln86_38" [FIR_HLS.cpp:86]   --->   Operation 158 'sext' 'sext_ln86_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.38ns)   --->   "%mul_ln86_39 = mul i27 %sext_ln83_5, i27 134216770" [FIR_HLS.cpp:86]   --->   Operation 159 'mul' 'mul_ln86_39' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln86_57 = sext i27 %mul_ln86_39" [FIR_HLS.cpp:86]   --->   Operation 160 'sext' 'sext_ln86_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.38ns)   --->   "%mul_ln86_40 = mul i29 %sext_ln83_3, i29 536868024" [FIR_HLS.cpp:86]   --->   Operation 161 'mul' 'mul_ln86_40' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln86_58 = sext i29 %mul_ln86_40" [FIR_HLS.cpp:86]   --->   Operation 162 'sext' 'sext_ln86_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.38ns)   --->   "%mul_ln86_41 = mul i28 %sext_ln83_4, i28 1706" [FIR_HLS.cpp:86]   --->   Operation 163 'mul' 'mul_ln86_41' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln86_59 = sext i28 %mul_ln86_41" [FIR_HLS.cpp:86]   --->   Operation 164 'sext' 'sext_ln86_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %x_n_read, i12 0" [FIR_HLS.cpp:86]   --->   Operation 165 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln86_86 = sext i28 %tmp_9" [FIR_HLS.cpp:86]   --->   Operation 166 'sext' 'sext_ln86_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln86_87 = sext i23 %tmp_6" [FIR_HLS.cpp:86]   --->   Operation 167 'sext' 'sext_ln86_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.97ns)   --->   "%sub_ln86_9 = sub i29 %sext_ln86_86, i29 %sext_ln86_87" [FIR_HLS.cpp:86]   --->   Operation 168 'sub' 'sub_ln86_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln86_60 = sext i29 %sub_ln86_9" [FIR_HLS.cpp:86]   --->   Operation 169 'sext' 'sext_ln86_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (2.38ns)   --->   "%mul_ln86_42 = mul i29 %sext_ln83_3, i29 536867628" [FIR_HLS.cpp:86]   --->   Operation 170 'mul' 'mul_ln86_42' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln86_61 = sext i29 %mul_ln86_42" [FIR_HLS.cpp:86]   --->   Operation 171 'sext' 'sext_ln86_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (2.38ns)   --->   "%mul_ln86_43 = mul i30 %sext_ln83_2, i30 1073735164" [FIR_HLS.cpp:86]   --->   Operation 172 'mul' 'mul_ln86_43' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln86_62 = sext i30 %mul_ln86_43" [FIR_HLS.cpp:86]   --->   Operation 173 'sext' 'sext_ln86_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (2.38ns)   --->   "%mul_ln86_44 = mul i31 %sext_ln83_1, i31 8952" [FIR_HLS.cpp:86]   --->   Operation 174 'mul' 'mul_ln86_44' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln86_63 = sext i31 %mul_ln86_44" [FIR_HLS.cpp:86]   --->   Operation 175 'sext' 'sext_ln86_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (2.38ns)   --->   "%mul_ln86_45 = mul i32 %sext_ln83, i32 30324" [FIR_HLS.cpp:86]   --->   Operation 176 'mul' 'mul_ln86_45' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_2_load = load i32 %p_ZL10H_accu_FIR_2" [FIR_HLS.cpp:86]   --->   Operation 177 'load' 'p_ZL10H_accu_FIR_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.01ns)   --->   "%add_ln86_1 = add i32 %p_ZL10H_accu_FIR_2_load, i32 %sext_ln86_1" [FIR_HLS.cpp:86]   --->   Operation 178 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_3_load = load i32 %p_ZL10H_accu_FIR_3" [FIR_HLS.cpp:86]   --->   Operation 179 'load' 'p_ZL10H_accu_FIR_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.01ns)   --->   "%add_ln86_2 = add i32 %p_ZL10H_accu_FIR_3_load, i32 %sext_ln86_3" [FIR_HLS.cpp:86]   --->   Operation 180 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_4_load = load i32 %p_ZL10H_accu_FIR_4" [FIR_HLS.cpp:86]   --->   Operation 181 'load' 'p_ZL10H_accu_FIR_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.01ns)   --->   "%add_ln86_3 = add i32 %p_ZL10H_accu_FIR_4_load, i32 %sext_ln86_5" [FIR_HLS.cpp:86]   --->   Operation 182 'add' 'add_ln86_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_5_load = load i32 %p_ZL10H_accu_FIR_5" [FIR_HLS.cpp:86]   --->   Operation 183 'load' 'p_ZL10H_accu_FIR_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.01ns)   --->   "%add_ln86_4 = add i32 %p_ZL10H_accu_FIR_5_load, i32 %sext_ln86_7" [FIR_HLS.cpp:86]   --->   Operation 184 'add' 'add_ln86_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_6_load = load i32 %p_ZL10H_accu_FIR_6" [FIR_HLS.cpp:86]   --->   Operation 185 'load' 'p_ZL10H_accu_FIR_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln86_5 = add i32 %p_ZL10H_accu_FIR_6_load, i32 %sext_ln86_9" [FIR_HLS.cpp:86]   --->   Operation 186 'add' 'add_ln86_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_7_load = load i32 %p_ZL10H_accu_FIR_7" [FIR_HLS.cpp:86]   --->   Operation 187 'load' 'p_ZL10H_accu_FIR_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.01ns)   --->   "%add_ln86_6 = add i32 %p_ZL10H_accu_FIR_7_load, i32 %sext_ln86_11" [FIR_HLS.cpp:86]   --->   Operation 188 'add' 'add_ln86_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_8_load = load i32 %p_ZL10H_accu_FIR_8" [FIR_HLS.cpp:86]   --->   Operation 189 'load' 'p_ZL10H_accu_FIR_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.01ns)   --->   "%add_ln86_7 = add i32 %p_ZL10H_accu_FIR_8_load, i32 %sext_ln86_13" [FIR_HLS.cpp:86]   --->   Operation 190 'add' 'add_ln86_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_9_load = load i32 %p_ZL10H_accu_FIR_9" [FIR_HLS.cpp:86]   --->   Operation 191 'load' 'p_ZL10H_accu_FIR_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.01ns)   --->   "%add_ln86_8 = add i32 %p_ZL10H_accu_FIR_9_load, i32 %sext_ln86_7" [FIR_HLS.cpp:86]   --->   Operation 192 'add' 'add_ln86_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_10_load = load i32 %p_ZL10H_accu_FIR_10" [FIR_HLS.cpp:86]   --->   Operation 193 'load' 'p_ZL10H_accu_FIR_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.01ns)   --->   "%add_ln86_9 = add i32 %p_ZL10H_accu_FIR_10_load, i32 %sext_ln86_15" [FIR_HLS.cpp:86]   --->   Operation 194 'add' 'add_ln86_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_11_load = load i32 %p_ZL10H_accu_FIR_11" [FIR_HLS.cpp:86]   --->   Operation 195 'load' 'p_ZL10H_accu_FIR_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln86_10 = add i32 %p_ZL10H_accu_FIR_11_load, i32 %sext_ln86_16" [FIR_HLS.cpp:86]   --->   Operation 196 'add' 'add_ln86_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_12_load = load i32 %p_ZL10H_accu_FIR_12" [FIR_HLS.cpp:86]   --->   Operation 197 'load' 'p_ZL10H_accu_FIR_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.01ns)   --->   "%add_ln86_11 = add i32 %p_ZL10H_accu_FIR_12_load, i32 %sext_ln86_17" [FIR_HLS.cpp:86]   --->   Operation 198 'add' 'add_ln86_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_13_load = load i32 %p_ZL10H_accu_FIR_13" [FIR_HLS.cpp:86]   --->   Operation 199 'load' 'p_ZL10H_accu_FIR_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (1.01ns)   --->   "%add_ln86_12 = add i32 %p_ZL10H_accu_FIR_13_load, i32 %sext_ln86_18" [FIR_HLS.cpp:86]   --->   Operation 200 'add' 'add_ln86_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_14_load = load i32 %p_ZL10H_accu_FIR_14" [FIR_HLS.cpp:86]   --->   Operation 201 'load' 'p_ZL10H_accu_FIR_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.01ns)   --->   "%add_ln86_13 = add i32 %p_ZL10H_accu_FIR_14_load, i32 %sext_ln86_19" [FIR_HLS.cpp:86]   --->   Operation 202 'add' 'add_ln86_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_15_load = load i32 %p_ZL10H_accu_FIR_15" [FIR_HLS.cpp:86]   --->   Operation 203 'load' 'p_ZL10H_accu_FIR_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.01ns)   --->   "%add_ln86_14 = add i32 %p_ZL10H_accu_FIR_15_load, i32 %sext_ln86_9" [FIR_HLS.cpp:86]   --->   Operation 204 'add' 'add_ln86_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_16_load = load i32 %p_ZL10H_accu_FIR_16" [FIR_HLS.cpp:86]   --->   Operation 205 'load' 'p_ZL10H_accu_FIR_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.01ns)   --->   "%add_ln86_15 = add i32 %p_ZL10H_accu_FIR_16_load, i32 %sext_ln86_20" [FIR_HLS.cpp:86]   --->   Operation 206 'add' 'add_ln86_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_17_load = load i32 %p_ZL10H_accu_FIR_17" [FIR_HLS.cpp:86]   --->   Operation 207 'load' 'p_ZL10H_accu_FIR_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.01ns)   --->   "%add_ln86_16 = add i32 %p_ZL10H_accu_FIR_17_load, i32 %sext_ln86_21" [FIR_HLS.cpp:86]   --->   Operation 208 'add' 'add_ln86_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_18_load = load i32 %p_ZL10H_accu_FIR_18" [FIR_HLS.cpp:86]   --->   Operation 209 'load' 'p_ZL10H_accu_FIR_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.01ns)   --->   "%add_ln86_17 = add i32 %p_ZL10H_accu_FIR_18_load, i32 %sext_ln86_22" [FIR_HLS.cpp:86]   --->   Operation 210 'add' 'add_ln86_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_19_load = load i32 %p_ZL10H_accu_FIR_19" [FIR_HLS.cpp:86]   --->   Operation 211 'load' 'p_ZL10H_accu_FIR_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.01ns)   --->   "%add_ln86_18 = add i32 %p_ZL10H_accu_FIR_19_load, i32 %sext_ln86_23" [FIR_HLS.cpp:86]   --->   Operation 212 'add' 'add_ln86_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_20_load = load i32 %p_ZL10H_accu_FIR_20" [FIR_HLS.cpp:86]   --->   Operation 213 'load' 'p_ZL10H_accu_FIR_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.01ns)   --->   "%add_ln86_19 = add i32 %p_ZL10H_accu_FIR_20_load, i32 %sext_ln86_24" [FIR_HLS.cpp:86]   --->   Operation 214 'add' 'add_ln86_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_21_load = load i32 %p_ZL10H_accu_FIR_21" [FIR_HLS.cpp:86]   --->   Operation 215 'load' 'p_ZL10H_accu_FIR_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.01ns)   --->   "%add_ln86_20 = add i32 %p_ZL10H_accu_FIR_21_load, i32 %sext_ln86_25" [FIR_HLS.cpp:86]   --->   Operation 216 'add' 'add_ln86_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_22_load = load i32 %p_ZL10H_accu_FIR_22" [FIR_HLS.cpp:86]   --->   Operation 217 'load' 'p_ZL10H_accu_FIR_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.01ns)   --->   "%add_ln86_21 = add i32 %p_ZL10H_accu_FIR_22_load, i32 %sext_ln86_26" [FIR_HLS.cpp:86]   --->   Operation 218 'add' 'add_ln86_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_23_load = load i32 %p_ZL10H_accu_FIR_23" [FIR_HLS.cpp:86]   --->   Operation 219 'load' 'p_ZL10H_accu_FIR_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.01ns)   --->   "%add_ln86_22 = add i32 %p_ZL10H_accu_FIR_23_load, i32 %sext_ln86_27" [FIR_HLS.cpp:86]   --->   Operation 220 'add' 'add_ln86_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_24_load = load i32 %p_ZL10H_accu_FIR_24" [FIR_HLS.cpp:86]   --->   Operation 221 'load' 'p_ZL10H_accu_FIR_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.01ns)   --->   "%add_ln86_23 = add i32 %p_ZL10H_accu_FIR_24_load, i32 %sext_ln86_28" [FIR_HLS.cpp:86]   --->   Operation 222 'add' 'add_ln86_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_25_load = load i32 %p_ZL10H_accu_FIR_25" [FIR_HLS.cpp:86]   --->   Operation 223 'load' 'p_ZL10H_accu_FIR_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.01ns)   --->   "%add_ln86_24 = add i32 %p_ZL10H_accu_FIR_25_load, i32 %sext_ln86_29" [FIR_HLS.cpp:86]   --->   Operation 224 'add' 'add_ln86_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_26_load = load i32 %p_ZL10H_accu_FIR_26" [FIR_HLS.cpp:86]   --->   Operation 225 'load' 'p_ZL10H_accu_FIR_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.01ns)   --->   "%add_ln86_25 = add i32 %p_ZL10H_accu_FIR_26_load, i32 %sext_ln86_30" [FIR_HLS.cpp:86]   --->   Operation 226 'add' 'add_ln86_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_27_load = load i32 %p_ZL10H_accu_FIR_27" [FIR_HLS.cpp:86]   --->   Operation 227 'load' 'p_ZL10H_accu_FIR_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.01ns)   --->   "%add_ln86_26 = add i32 %p_ZL10H_accu_FIR_27_load, i32 %sext_ln86_31" [FIR_HLS.cpp:86]   --->   Operation 228 'add' 'add_ln86_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_28_load = load i32 %p_ZL10H_accu_FIR_28" [FIR_HLS.cpp:86]   --->   Operation 229 'load' 'p_ZL10H_accu_FIR_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.01ns)   --->   "%add_ln86_27 = add i32 %p_ZL10H_accu_FIR_28_load, i32 %sext_ln86_32" [FIR_HLS.cpp:86]   --->   Operation 230 'add' 'add_ln86_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_29_load = load i32 %p_ZL10H_accu_FIR_29" [FIR_HLS.cpp:86]   --->   Operation 231 'load' 'p_ZL10H_accu_FIR_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.01ns)   --->   "%add_ln86_28 = add i32 %p_ZL10H_accu_FIR_29_load, i32 %sext_ln86_33" [FIR_HLS.cpp:86]   --->   Operation 232 'add' 'add_ln86_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_30_load = load i32 %p_ZL10H_accu_FIR_30" [FIR_HLS.cpp:86]   --->   Operation 233 'load' 'p_ZL10H_accu_FIR_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.01ns)   --->   "%add_ln86_29 = add i32 %p_ZL10H_accu_FIR_30_load, i32 %sext_ln86_34" [FIR_HLS.cpp:86]   --->   Operation 234 'add' 'add_ln86_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_31_load = load i32 %p_ZL10H_accu_FIR_31" [FIR_HLS.cpp:86]   --->   Operation 235 'load' 'p_ZL10H_accu_FIR_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.01ns)   --->   "%add_ln86_30 = add i32 %p_ZL10H_accu_FIR_31_load, i32 %sext_ln86_35" [FIR_HLS.cpp:86]   --->   Operation 236 'add' 'add_ln86_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_32_load = load i32 %p_ZL10H_accu_FIR_32" [FIR_HLS.cpp:86]   --->   Operation 237 'load' 'p_ZL10H_accu_FIR_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.01ns)   --->   "%add_ln86_31 = add i32 %p_ZL10H_accu_FIR_32_load, i32 %sext_ln86_36" [FIR_HLS.cpp:86]   --->   Operation 238 'add' 'add_ln86_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_33_load = load i32 %p_ZL10H_accu_FIR_33" [FIR_HLS.cpp:86]   --->   Operation 239 'load' 'p_ZL10H_accu_FIR_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.01ns)   --->   "%add_ln86_32 = add i32 %p_ZL10H_accu_FIR_33_load, i32 %sext_ln86_37" [FIR_HLS.cpp:86]   --->   Operation 240 'add' 'add_ln86_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_34_load = load i32 %p_ZL10H_accu_FIR_34" [FIR_HLS.cpp:86]   --->   Operation 241 'load' 'p_ZL10H_accu_FIR_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.01ns)   --->   "%add_ln86_33 = add i32 %p_ZL10H_accu_FIR_34_load, i32 %sext_ln86_38" [FIR_HLS.cpp:86]   --->   Operation 242 'add' 'add_ln86_33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_35_load = load i32 %p_ZL10H_accu_FIR_35" [FIR_HLS.cpp:86]   --->   Operation 243 'load' 'p_ZL10H_accu_FIR_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.01ns)   --->   "%add_ln86_34 = add i32 %p_ZL10H_accu_FIR_35_load, i32 %sext_ln86_39" [FIR_HLS.cpp:86]   --->   Operation 244 'add' 'add_ln86_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_36_load = load i32 %p_ZL10H_accu_FIR_36" [FIR_HLS.cpp:86]   --->   Operation 245 'load' 'p_ZL10H_accu_FIR_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.01ns)   --->   "%add_ln86_35 = add i32 %p_ZL10H_accu_FIR_36_load, i32 %sext_ln86_40" [FIR_HLS.cpp:86]   --->   Operation 246 'add' 'add_ln86_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_37_load = load i32 %p_ZL10H_accu_FIR_37" [FIR_HLS.cpp:86]   --->   Operation 247 'load' 'p_ZL10H_accu_FIR_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.01ns)   --->   "%add_ln86_36 = add i32 %p_ZL10H_accu_FIR_37_load, i32 %sext_ln86_41" [FIR_HLS.cpp:86]   --->   Operation 248 'add' 'add_ln86_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_38_load = load i32 %p_ZL10H_accu_FIR_38" [FIR_HLS.cpp:86]   --->   Operation 249 'load' 'p_ZL10H_accu_FIR_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.01ns)   --->   "%add_ln86_37 = add i32 %p_ZL10H_accu_FIR_38_load, i32 %sext_ln86_34" [FIR_HLS.cpp:86]   --->   Operation 250 'add' 'add_ln86_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_39_load = load i32 %p_ZL10H_accu_FIR_39" [FIR_HLS.cpp:86]   --->   Operation 251 'load' 'p_ZL10H_accu_FIR_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.01ns)   --->   "%add_ln86_38 = add i32 %p_ZL10H_accu_FIR_39_load, i32 %sext_ln86_42" [FIR_HLS.cpp:86]   --->   Operation 252 'add' 'add_ln86_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_40_load = load i32 %p_ZL10H_accu_FIR_40" [FIR_HLS.cpp:86]   --->   Operation 253 'load' 'p_ZL10H_accu_FIR_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.01ns)   --->   "%add_ln86_39 = add i32 %p_ZL10H_accu_FIR_40_load, i32 %sext_ln86_43" [FIR_HLS.cpp:86]   --->   Operation 254 'add' 'add_ln86_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_41_load = load i32 %p_ZL10H_accu_FIR_41" [FIR_HLS.cpp:86]   --->   Operation 255 'load' 'p_ZL10H_accu_FIR_41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.01ns)   --->   "%add_ln86_40 = add i32 %p_ZL10H_accu_FIR_41_load, i32 %sext_ln86_44" [FIR_HLS.cpp:86]   --->   Operation 256 'add' 'add_ln86_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_42_load = load i32 %p_ZL10H_accu_FIR_42" [FIR_HLS.cpp:86]   --->   Operation 257 'load' 'p_ZL10H_accu_FIR_42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.01ns)   --->   "%add_ln86_41 = add i32 %p_ZL10H_accu_FIR_42_load, i32 %sext_ln86_45" [FIR_HLS.cpp:86]   --->   Operation 258 'add' 'add_ln86_41' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_43_load = load i32 %p_ZL10H_accu_FIR_43" [FIR_HLS.cpp:86]   --->   Operation 259 'load' 'p_ZL10H_accu_FIR_43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.01ns)   --->   "%add_ln86_42 = add i32 %p_ZL10H_accu_FIR_43_load, i32 %sext_ln86_46" [FIR_HLS.cpp:86]   --->   Operation 260 'add' 'add_ln86_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_44_load = load i32 %p_ZL10H_accu_FIR_44" [FIR_HLS.cpp:86]   --->   Operation 261 'load' 'p_ZL10H_accu_FIR_44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.01ns)   --->   "%add_ln86_43 = add i32 %p_ZL10H_accu_FIR_44_load, i32 %sext_ln86_47" [FIR_HLS.cpp:86]   --->   Operation 262 'add' 'add_ln86_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_45_load = load i32 %p_ZL10H_accu_FIR_45" [FIR_HLS.cpp:86]   --->   Operation 263 'load' 'p_ZL10H_accu_FIR_45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.01ns)   --->   "%add_ln86_44 = add i32 %p_ZL10H_accu_FIR_45_load, i32 %sext_ln86_48" [FIR_HLS.cpp:86]   --->   Operation 264 'add' 'add_ln86_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_46_load = load i32 %p_ZL10H_accu_FIR_46" [FIR_HLS.cpp:86]   --->   Operation 265 'load' 'p_ZL10H_accu_FIR_46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (1.01ns)   --->   "%add_ln86_45 = add i32 %p_ZL10H_accu_FIR_46_load, i32 %sext_ln86_49" [FIR_HLS.cpp:86]   --->   Operation 266 'add' 'add_ln86_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_47_load = load i32 %p_ZL10H_accu_FIR_47" [FIR_HLS.cpp:86]   --->   Operation 267 'load' 'p_ZL10H_accu_FIR_47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.01ns)   --->   "%add_ln86_46 = add i32 %p_ZL10H_accu_FIR_47_load, i32 %sext_ln86_50" [FIR_HLS.cpp:86]   --->   Operation 268 'add' 'add_ln86_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_48_load = load i32 %p_ZL10H_accu_FIR_48" [FIR_HLS.cpp:86]   --->   Operation 269 'load' 'p_ZL10H_accu_FIR_48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.01ns)   --->   "%add_ln86_47 = add i32 %p_ZL10H_accu_FIR_48_load, i32 %sext_ln86_51" [FIR_HLS.cpp:86]   --->   Operation 270 'add' 'add_ln86_47' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_49_load = load i32 %p_ZL10H_accu_FIR_49" [FIR_HLS.cpp:86]   --->   Operation 271 'load' 'p_ZL10H_accu_FIR_49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.01ns)   --->   "%add_ln86_48 = add i32 %p_ZL10H_accu_FIR_49_load, i32 %sext_ln86_52" [FIR_HLS.cpp:86]   --->   Operation 272 'add' 'add_ln86_48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_50_load = load i32 %p_ZL10H_accu_FIR_50" [FIR_HLS.cpp:86]   --->   Operation 273 'load' 'p_ZL10H_accu_FIR_50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.01ns)   --->   "%add_ln86_49 = add i32 %p_ZL10H_accu_FIR_50_load, i32 %sext_ln86_53" [FIR_HLS.cpp:86]   --->   Operation 274 'add' 'add_ln86_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_51_load = load i32 %p_ZL10H_accu_FIR_51" [FIR_HLS.cpp:86]   --->   Operation 275 'load' 'p_ZL10H_accu_FIR_51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (1.01ns)   --->   "%add_ln86_50 = add i32 %p_ZL10H_accu_FIR_51_load, i32 %sext_ln86_54" [FIR_HLS.cpp:86]   --->   Operation 276 'add' 'add_ln86_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_52_load = load i32 %p_ZL10H_accu_FIR_52" [FIR_HLS.cpp:86]   --->   Operation 277 'load' 'p_ZL10H_accu_FIR_52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.01ns)   --->   "%add_ln86_51 = add i32 %p_ZL10H_accu_FIR_52_load, i32 %sext_ln86_55" [FIR_HLS.cpp:86]   --->   Operation 278 'add' 'add_ln86_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_53_load = load i32 %p_ZL10H_accu_FIR_53" [FIR_HLS.cpp:86]   --->   Operation 279 'load' 'p_ZL10H_accu_FIR_53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.01ns)   --->   "%add_ln86_52 = add i32 %p_ZL10H_accu_FIR_53_load, i32 %sext_ln86_56" [FIR_HLS.cpp:86]   --->   Operation 280 'add' 'add_ln86_52' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_54_load = load i32 %p_ZL10H_accu_FIR_54" [FIR_HLS.cpp:86]   --->   Operation 281 'load' 'p_ZL10H_accu_FIR_54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.01ns)   --->   "%add_ln86_53 = add i32 %p_ZL10H_accu_FIR_54_load, i32 %sext_ln86_57" [FIR_HLS.cpp:86]   --->   Operation 282 'add' 'add_ln86_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_55_load = load i32 %p_ZL10H_accu_FIR_55" [FIR_HLS.cpp:86]   --->   Operation 283 'load' 'p_ZL10H_accu_FIR_55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.01ns)   --->   "%add_ln86_54 = add i32 %p_ZL10H_accu_FIR_55_load, i32 %sext_ln86_58" [FIR_HLS.cpp:86]   --->   Operation 284 'add' 'add_ln86_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_56_load = load i32 %p_ZL10H_accu_FIR_56" [FIR_HLS.cpp:86]   --->   Operation 285 'load' 'p_ZL10H_accu_FIR_56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.01ns)   --->   "%add_ln86_55 = add i32 %p_ZL10H_accu_FIR_56_load, i32 %sext_ln86_59" [FIR_HLS.cpp:86]   --->   Operation 286 'add' 'add_ln86_55' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_57_load = load i32 %p_ZL10H_accu_FIR_57" [FIR_HLS.cpp:86]   --->   Operation 287 'load' 'p_ZL10H_accu_FIR_57_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.01ns)   --->   "%add_ln86_56 = add i32 %p_ZL10H_accu_FIR_57_load, i32 %sext_ln86_60" [FIR_HLS.cpp:86]   --->   Operation 288 'add' 'add_ln86_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_58_load = load i32 %p_ZL10H_accu_FIR_58" [FIR_HLS.cpp:86]   --->   Operation 289 'load' 'p_ZL10H_accu_FIR_58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.01ns)   --->   "%add_ln86_57 = add i32 %p_ZL10H_accu_FIR_58_load, i32 %sext_ln86_61" [FIR_HLS.cpp:86]   --->   Operation 290 'add' 'add_ln86_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_59_load = load i32 %p_ZL10H_accu_FIR_59" [FIR_HLS.cpp:86]   --->   Operation 291 'load' 'p_ZL10H_accu_FIR_59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.01ns)   --->   "%add_ln86_58 = add i32 %p_ZL10H_accu_FIR_59_load, i32 %sext_ln86_62" [FIR_HLS.cpp:86]   --->   Operation 292 'add' 'add_ln86_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_60_load = load i32 %p_ZL10H_accu_FIR_60" [FIR_HLS.cpp:86]   --->   Operation 293 'load' 'p_ZL10H_accu_FIR_60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.01ns)   --->   "%add_ln86_59 = add i32 %p_ZL10H_accu_FIR_60_load, i32 %sext_ln86_63" [FIR_HLS.cpp:86]   --->   Operation 294 'add' 'add_ln86_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_61_load = load i32 %p_ZL10H_accu_FIR_61" [FIR_HLS.cpp:86]   --->   Operation 295 'load' 'p_ZL10H_accu_FIR_61_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.01ns)   --->   "%add_ln86_60 = add i32 %p_ZL10H_accu_FIR_61_load, i32 %mul_ln86_45" [FIR_HLS.cpp:86]   --->   Operation 296 'add' 'add_ln86_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_62_load = load i32 %p_ZL10H_accu_FIR_62" [FIR_HLS.cpp:86]   --->   Operation 297 'load' 'p_ZL10H_accu_FIR_62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.01ns)   --->   "%add_ln86_61 = add i32 %p_ZL10H_accu_FIR_62_load, i32 %mul_ln86_45" [FIR_HLS.cpp:86]   --->   Operation 298 'add' 'add_ln86_61' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_63_load = load i32 %p_ZL10H_accu_FIR_63" [FIR_HLS.cpp:86]   --->   Operation 299 'load' 'p_ZL10H_accu_FIR_63_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.01ns)   --->   "%add_ln86_62 = add i32 %p_ZL10H_accu_FIR_63_load, i32 %sext_ln86_63" [FIR_HLS.cpp:86]   --->   Operation 300 'add' 'add_ln86_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_64_load = load i32 %p_ZL10H_accu_FIR_64" [FIR_HLS.cpp:86]   --->   Operation 301 'load' 'p_ZL10H_accu_FIR_64_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.01ns)   --->   "%add_ln86_63 = add i32 %p_ZL10H_accu_FIR_64_load, i32 %sext_ln86_62" [FIR_HLS.cpp:86]   --->   Operation 302 'add' 'add_ln86_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_65_load = load i32 %p_ZL10H_accu_FIR_65" [FIR_HLS.cpp:86]   --->   Operation 303 'load' 'p_ZL10H_accu_FIR_65_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.01ns)   --->   "%add_ln86_64 = add i32 %p_ZL10H_accu_FIR_65_load, i32 %sext_ln86_61" [FIR_HLS.cpp:86]   --->   Operation 304 'add' 'add_ln86_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_66_load = load i32 %p_ZL10H_accu_FIR_66" [FIR_HLS.cpp:86]   --->   Operation 305 'load' 'p_ZL10H_accu_FIR_66_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (1.01ns)   --->   "%add_ln86_65 = add i32 %p_ZL10H_accu_FIR_66_load, i32 %sext_ln86_60" [FIR_HLS.cpp:86]   --->   Operation 306 'add' 'add_ln86_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_67_load = load i32 %p_ZL10H_accu_FIR_67" [FIR_HLS.cpp:86]   --->   Operation 307 'load' 'p_ZL10H_accu_FIR_67_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.01ns)   --->   "%add_ln86_66 = add i32 %p_ZL10H_accu_FIR_67_load, i32 %sext_ln86_59" [FIR_HLS.cpp:86]   --->   Operation 308 'add' 'add_ln86_66' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_68_load = load i32 %p_ZL10H_accu_FIR_68" [FIR_HLS.cpp:86]   --->   Operation 309 'load' 'p_ZL10H_accu_FIR_68_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (1.01ns)   --->   "%add_ln86_67 = add i32 %p_ZL10H_accu_FIR_68_load, i32 %sext_ln86_58" [FIR_HLS.cpp:86]   --->   Operation 310 'add' 'add_ln86_67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_69_load = load i32 %p_ZL10H_accu_FIR_69" [FIR_HLS.cpp:86]   --->   Operation 311 'load' 'p_ZL10H_accu_FIR_69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.01ns)   --->   "%add_ln86_68 = add i32 %p_ZL10H_accu_FIR_69_load, i32 %sext_ln86_57" [FIR_HLS.cpp:86]   --->   Operation 312 'add' 'add_ln86_68' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_70_load = load i32 %p_ZL10H_accu_FIR_70" [FIR_HLS.cpp:86]   --->   Operation 313 'load' 'p_ZL10H_accu_FIR_70_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.01ns)   --->   "%add_ln86_69 = add i32 %p_ZL10H_accu_FIR_70_load, i32 %sext_ln86_56" [FIR_HLS.cpp:86]   --->   Operation 314 'add' 'add_ln86_69' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_71_load = load i32 %p_ZL10H_accu_FIR_71" [FIR_HLS.cpp:86]   --->   Operation 315 'load' 'p_ZL10H_accu_FIR_71_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (1.01ns)   --->   "%add_ln86_70 = add i32 %p_ZL10H_accu_FIR_71_load, i32 %sext_ln86_55" [FIR_HLS.cpp:86]   --->   Operation 316 'add' 'add_ln86_70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_72_load = load i32 %p_ZL10H_accu_FIR_72" [FIR_HLS.cpp:86]   --->   Operation 317 'load' 'p_ZL10H_accu_FIR_72_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.01ns)   --->   "%add_ln86_71 = add i32 %p_ZL10H_accu_FIR_72_load, i32 %sext_ln86_54" [FIR_HLS.cpp:86]   --->   Operation 318 'add' 'add_ln86_71' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_73_load = load i32 %p_ZL10H_accu_FIR_73" [FIR_HLS.cpp:86]   --->   Operation 319 'load' 'p_ZL10H_accu_FIR_73_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (1.01ns)   --->   "%add_ln86_72 = add i32 %p_ZL10H_accu_FIR_73_load, i32 %sext_ln86_53" [FIR_HLS.cpp:86]   --->   Operation 320 'add' 'add_ln86_72' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_74_load = load i32 %p_ZL10H_accu_FIR_74" [FIR_HLS.cpp:86]   --->   Operation 321 'load' 'p_ZL10H_accu_FIR_74_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.01ns)   --->   "%add_ln86_73 = add i32 %p_ZL10H_accu_FIR_74_load, i32 %sext_ln86_52" [FIR_HLS.cpp:86]   --->   Operation 322 'add' 'add_ln86_73' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_75_load = load i32 %p_ZL10H_accu_FIR_75" [FIR_HLS.cpp:86]   --->   Operation 323 'load' 'p_ZL10H_accu_FIR_75_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.01ns)   --->   "%add_ln86_74 = add i32 %p_ZL10H_accu_FIR_75_load, i32 %sext_ln86_51" [FIR_HLS.cpp:86]   --->   Operation 324 'add' 'add_ln86_74' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_76_load = load i32 %p_ZL10H_accu_FIR_76" [FIR_HLS.cpp:86]   --->   Operation 325 'load' 'p_ZL10H_accu_FIR_76_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.01ns)   --->   "%add_ln86_75 = add i32 %p_ZL10H_accu_FIR_76_load, i32 %sext_ln86_50" [FIR_HLS.cpp:86]   --->   Operation 326 'add' 'add_ln86_75' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_77_load = load i32 %p_ZL10H_accu_FIR_77" [FIR_HLS.cpp:86]   --->   Operation 327 'load' 'p_ZL10H_accu_FIR_77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (1.01ns)   --->   "%add_ln86_76 = add i32 %p_ZL10H_accu_FIR_77_load, i32 %sext_ln86_49" [FIR_HLS.cpp:86]   --->   Operation 328 'add' 'add_ln86_76' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_78_load = load i32 %p_ZL10H_accu_FIR_78" [FIR_HLS.cpp:86]   --->   Operation 329 'load' 'p_ZL10H_accu_FIR_78_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (1.01ns)   --->   "%add_ln86_77 = add i32 %p_ZL10H_accu_FIR_78_load, i32 %sext_ln86_48" [FIR_HLS.cpp:86]   --->   Operation 330 'add' 'add_ln86_77' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_79_load = load i32 %p_ZL10H_accu_FIR_79" [FIR_HLS.cpp:86]   --->   Operation 331 'load' 'p_ZL10H_accu_FIR_79_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.01ns)   --->   "%add_ln86_78 = add i32 %p_ZL10H_accu_FIR_79_load, i32 %sext_ln86_47" [FIR_HLS.cpp:86]   --->   Operation 332 'add' 'add_ln86_78' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_80_load = load i32 %p_ZL10H_accu_FIR_80" [FIR_HLS.cpp:86]   --->   Operation 333 'load' 'p_ZL10H_accu_FIR_80_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.01ns)   --->   "%add_ln86_79 = add i32 %p_ZL10H_accu_FIR_80_load, i32 %sext_ln86_46" [FIR_HLS.cpp:86]   --->   Operation 334 'add' 'add_ln86_79' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_81_load = load i32 %p_ZL10H_accu_FIR_81" [FIR_HLS.cpp:86]   --->   Operation 335 'load' 'p_ZL10H_accu_FIR_81_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.01ns)   --->   "%add_ln86_80 = add i32 %p_ZL10H_accu_FIR_81_load, i32 %sext_ln86_45" [FIR_HLS.cpp:86]   --->   Operation 336 'add' 'add_ln86_80' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_82_load = load i32 %p_ZL10H_accu_FIR_82" [FIR_HLS.cpp:86]   --->   Operation 337 'load' 'p_ZL10H_accu_FIR_82_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (1.01ns)   --->   "%add_ln86_81 = add i32 %p_ZL10H_accu_FIR_82_load, i32 %sext_ln86_44" [FIR_HLS.cpp:86]   --->   Operation 338 'add' 'add_ln86_81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_83_load = load i32 %p_ZL10H_accu_FIR_83" [FIR_HLS.cpp:86]   --->   Operation 339 'load' 'p_ZL10H_accu_FIR_83_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (1.01ns)   --->   "%add_ln86_82 = add i32 %p_ZL10H_accu_FIR_83_load, i32 %sext_ln86_43" [FIR_HLS.cpp:86]   --->   Operation 340 'add' 'add_ln86_82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_84_load = load i32 %p_ZL10H_accu_FIR_84" [FIR_HLS.cpp:86]   --->   Operation 341 'load' 'p_ZL10H_accu_FIR_84_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (1.01ns)   --->   "%add_ln86_83 = add i32 %p_ZL10H_accu_FIR_84_load, i32 %sext_ln86_42" [FIR_HLS.cpp:86]   --->   Operation 342 'add' 'add_ln86_83' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_85_load = load i32 %p_ZL10H_accu_FIR_85" [FIR_HLS.cpp:86]   --->   Operation 343 'load' 'p_ZL10H_accu_FIR_85_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.01ns)   --->   "%add_ln86_84 = add i32 %p_ZL10H_accu_FIR_85_load, i32 %sext_ln86_34" [FIR_HLS.cpp:86]   --->   Operation 344 'add' 'add_ln86_84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_86_load = load i32 %p_ZL10H_accu_FIR_86" [FIR_HLS.cpp:86]   --->   Operation 345 'load' 'p_ZL10H_accu_FIR_86_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (1.01ns)   --->   "%add_ln86_85 = add i32 %p_ZL10H_accu_FIR_86_load, i32 %sext_ln86_41" [FIR_HLS.cpp:86]   --->   Operation 346 'add' 'add_ln86_85' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_87_load = load i32 %p_ZL10H_accu_FIR_87" [FIR_HLS.cpp:86]   --->   Operation 347 'load' 'p_ZL10H_accu_FIR_87_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (1.01ns)   --->   "%add_ln86_86 = add i32 %p_ZL10H_accu_FIR_87_load, i32 %sext_ln86_40" [FIR_HLS.cpp:86]   --->   Operation 348 'add' 'add_ln86_86' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_88_load = load i32 %p_ZL10H_accu_FIR_88" [FIR_HLS.cpp:86]   --->   Operation 349 'load' 'p_ZL10H_accu_FIR_88_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (1.01ns)   --->   "%add_ln86_87 = add i32 %p_ZL10H_accu_FIR_88_load, i32 %sext_ln86_39" [FIR_HLS.cpp:86]   --->   Operation 350 'add' 'add_ln86_87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_89_load = load i32 %p_ZL10H_accu_FIR_89" [FIR_HLS.cpp:86]   --->   Operation 351 'load' 'p_ZL10H_accu_FIR_89_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.01ns)   --->   "%add_ln86_88 = add i32 %p_ZL10H_accu_FIR_89_load, i32 %sext_ln86_38" [FIR_HLS.cpp:86]   --->   Operation 352 'add' 'add_ln86_88' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_90_load = load i32 %p_ZL10H_accu_FIR_90" [FIR_HLS.cpp:86]   --->   Operation 353 'load' 'p_ZL10H_accu_FIR_90_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.01ns)   --->   "%add_ln86_89 = add i32 %p_ZL10H_accu_FIR_90_load, i32 %sext_ln86_37" [FIR_HLS.cpp:86]   --->   Operation 354 'add' 'add_ln86_89' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_91_load = load i32 %p_ZL10H_accu_FIR_91" [FIR_HLS.cpp:86]   --->   Operation 355 'load' 'p_ZL10H_accu_FIR_91_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (1.01ns)   --->   "%add_ln86_90 = add i32 %p_ZL10H_accu_FIR_91_load, i32 %sext_ln86_36" [FIR_HLS.cpp:86]   --->   Operation 356 'add' 'add_ln86_90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_92_load = load i32 %p_ZL10H_accu_FIR_92" [FIR_HLS.cpp:86]   --->   Operation 357 'load' 'p_ZL10H_accu_FIR_92_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.01ns)   --->   "%add_ln86_91 = add i32 %p_ZL10H_accu_FIR_92_load, i32 %sext_ln86_35" [FIR_HLS.cpp:86]   --->   Operation 358 'add' 'add_ln86_91' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_93_load = load i32 %p_ZL10H_accu_FIR_93" [FIR_HLS.cpp:86]   --->   Operation 359 'load' 'p_ZL10H_accu_FIR_93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.01ns)   --->   "%add_ln86_92 = add i32 %p_ZL10H_accu_FIR_93_load, i32 %sext_ln86_34" [FIR_HLS.cpp:86]   --->   Operation 360 'add' 'add_ln86_92' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_94_load = load i32 %p_ZL10H_accu_FIR_94" [FIR_HLS.cpp:86]   --->   Operation 361 'load' 'p_ZL10H_accu_FIR_94_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.01ns)   --->   "%add_ln86_93 = add i32 %p_ZL10H_accu_FIR_94_load, i32 %sext_ln86_33" [FIR_HLS.cpp:86]   --->   Operation 362 'add' 'add_ln86_93' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_95_load = load i32 %p_ZL10H_accu_FIR_95" [FIR_HLS.cpp:86]   --->   Operation 363 'load' 'p_ZL10H_accu_FIR_95_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.01ns)   --->   "%add_ln86_94 = add i32 %p_ZL10H_accu_FIR_95_load, i32 %sext_ln86_32" [FIR_HLS.cpp:86]   --->   Operation 364 'add' 'add_ln86_94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_96_load = load i32 %p_ZL10H_accu_FIR_96" [FIR_HLS.cpp:86]   --->   Operation 365 'load' 'p_ZL10H_accu_FIR_96_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.01ns)   --->   "%add_ln86_95 = add i32 %p_ZL10H_accu_FIR_96_load, i32 %sext_ln86_31" [FIR_HLS.cpp:86]   --->   Operation 366 'add' 'add_ln86_95' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_97_load = load i32 %p_ZL10H_accu_FIR_97" [FIR_HLS.cpp:86]   --->   Operation 367 'load' 'p_ZL10H_accu_FIR_97_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (1.01ns)   --->   "%add_ln86_96 = add i32 %p_ZL10H_accu_FIR_97_load, i32 %sext_ln86_30" [FIR_HLS.cpp:86]   --->   Operation 368 'add' 'add_ln86_96' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_98_load = load i32 %p_ZL10H_accu_FIR_98" [FIR_HLS.cpp:86]   --->   Operation 369 'load' 'p_ZL10H_accu_FIR_98_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (1.01ns)   --->   "%add_ln86_97 = add i32 %p_ZL10H_accu_FIR_98_load, i32 %sext_ln86_29" [FIR_HLS.cpp:86]   --->   Operation 370 'add' 'add_ln86_97' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_99_load = load i32 %p_ZL10H_accu_FIR_99" [FIR_HLS.cpp:86]   --->   Operation 371 'load' 'p_ZL10H_accu_FIR_99_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (1.01ns)   --->   "%add_ln86_98 = add i32 %p_ZL10H_accu_FIR_99_load, i32 %sext_ln86_28" [FIR_HLS.cpp:86]   --->   Operation 372 'add' 'add_ln86_98' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_100_load = load i32 %p_ZL10H_accu_FIR_100" [FIR_HLS.cpp:86]   --->   Operation 373 'load' 'p_ZL10H_accu_FIR_100_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.01ns)   --->   "%add_ln86_99 = add i32 %p_ZL10H_accu_FIR_100_load, i32 %sext_ln86_27" [FIR_HLS.cpp:86]   --->   Operation 374 'add' 'add_ln86_99' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_101_load = load i32 %p_ZL10H_accu_FIR_101" [FIR_HLS.cpp:86]   --->   Operation 375 'load' 'p_ZL10H_accu_FIR_101_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (1.01ns)   --->   "%add_ln86_100 = add i32 %p_ZL10H_accu_FIR_101_load, i32 %sext_ln86_26" [FIR_HLS.cpp:86]   --->   Operation 376 'add' 'add_ln86_100' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_102_load = load i32 %p_ZL10H_accu_FIR_102" [FIR_HLS.cpp:86]   --->   Operation 377 'load' 'p_ZL10H_accu_FIR_102_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.01ns)   --->   "%add_ln86_101 = add i32 %p_ZL10H_accu_FIR_102_load, i32 %sext_ln86_25" [FIR_HLS.cpp:86]   --->   Operation 378 'add' 'add_ln86_101' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_103_load = load i32 %p_ZL10H_accu_FIR_103" [FIR_HLS.cpp:86]   --->   Operation 379 'load' 'p_ZL10H_accu_FIR_103_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (1.01ns)   --->   "%add_ln86_102 = add i32 %p_ZL10H_accu_FIR_103_load, i32 %sext_ln86_24" [FIR_HLS.cpp:86]   --->   Operation 380 'add' 'add_ln86_102' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_104_load = load i32 %p_ZL10H_accu_FIR_104" [FIR_HLS.cpp:86]   --->   Operation 381 'load' 'p_ZL10H_accu_FIR_104_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (1.01ns)   --->   "%add_ln86_103 = add i32 %p_ZL10H_accu_FIR_104_load, i32 %sext_ln86_23" [FIR_HLS.cpp:86]   --->   Operation 382 'add' 'add_ln86_103' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_105_load = load i32 %p_ZL10H_accu_FIR_105" [FIR_HLS.cpp:86]   --->   Operation 383 'load' 'p_ZL10H_accu_FIR_105_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (1.01ns)   --->   "%add_ln86_104 = add i32 %p_ZL10H_accu_FIR_105_load, i32 %sext_ln86_22" [FIR_HLS.cpp:86]   --->   Operation 384 'add' 'add_ln86_104' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_106_load = load i32 %p_ZL10H_accu_FIR_106" [FIR_HLS.cpp:86]   --->   Operation 385 'load' 'p_ZL10H_accu_FIR_106_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (1.01ns)   --->   "%add_ln86_105 = add i32 %p_ZL10H_accu_FIR_106_load, i32 %sext_ln86_21" [FIR_HLS.cpp:86]   --->   Operation 386 'add' 'add_ln86_105' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_107_load = load i32 %p_ZL10H_accu_FIR_107" [FIR_HLS.cpp:86]   --->   Operation 387 'load' 'p_ZL10H_accu_FIR_107_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (1.01ns)   --->   "%add_ln86_106 = add i32 %p_ZL10H_accu_FIR_107_load, i32 %sext_ln86_20" [FIR_HLS.cpp:86]   --->   Operation 388 'add' 'add_ln86_106' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_108_load = load i32 %p_ZL10H_accu_FIR_108" [FIR_HLS.cpp:86]   --->   Operation 389 'load' 'p_ZL10H_accu_FIR_108_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.01ns)   --->   "%add_ln86_107 = add i32 %p_ZL10H_accu_FIR_108_load, i32 %sext_ln86_9" [FIR_HLS.cpp:86]   --->   Operation 390 'add' 'add_ln86_107' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_109_load = load i32 %p_ZL10H_accu_FIR_109" [FIR_HLS.cpp:86]   --->   Operation 391 'load' 'p_ZL10H_accu_FIR_109_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (1.01ns)   --->   "%add_ln86_108 = add i32 %p_ZL10H_accu_FIR_109_load, i32 %sext_ln86_19" [FIR_HLS.cpp:86]   --->   Operation 392 'add' 'add_ln86_108' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_110_load = load i32 %p_ZL10H_accu_FIR_110" [FIR_HLS.cpp:86]   --->   Operation 393 'load' 'p_ZL10H_accu_FIR_110_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.01ns)   --->   "%add_ln86_109 = add i32 %p_ZL10H_accu_FIR_110_load, i32 %sext_ln86_18" [FIR_HLS.cpp:86]   --->   Operation 394 'add' 'add_ln86_109' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_111_load = load i32 %p_ZL10H_accu_FIR_111" [FIR_HLS.cpp:86]   --->   Operation 395 'load' 'p_ZL10H_accu_FIR_111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.01ns)   --->   "%add_ln86_110 = add i32 %p_ZL10H_accu_FIR_111_load, i32 %sext_ln86_17" [FIR_HLS.cpp:86]   --->   Operation 396 'add' 'add_ln86_110' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_112_load = load i31 %p_ZL10H_accu_FIR_112" [FIR_HLS.cpp:86]   --->   Operation 397 'load' 'p_ZL10H_accu_FIR_112_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln86_88 = sext i31 %p_ZL10H_accu_FIR_112_load" [FIR_HLS.cpp:86]   --->   Operation 398 'sext' 'sext_ln86_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.00ns)   --->   "%add_ln86_111 = add i32 %sext_ln86_88, i32 %sext_ln86_16" [FIR_HLS.cpp:86]   --->   Operation 399 'add' 'add_ln86_111' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_113_load = load i30 %p_ZL10H_accu_FIR_113" [FIR_HLS.cpp:86]   --->   Operation 400 'load' 'p_ZL10H_accu_FIR_113_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln86_89 = sext i30 %p_ZL10H_accu_FIR_113_load" [FIR_HLS.cpp:86]   --->   Operation 401 'sext' 'sext_ln86_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.99ns)   --->   "%add_ln86_112 = add i31 %sext_ln86_89, i31 %sext_ln86_74" [FIR_HLS.cpp:86]   --->   Operation 402 'add' 'add_ln86_112' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_114_load = load i29 %p_ZL10H_accu_FIR_114" [FIR_HLS.cpp:86]   --->   Operation 403 'load' 'p_ZL10H_accu_FIR_114_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln86_90 = sext i29 %p_ZL10H_accu_FIR_114_load" [FIR_HLS.cpp:86]   --->   Operation 404 'sext' 'sext_ln86_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.98ns)   --->   "%add_ln86_113 = add i30 %sext_ln86_90, i30 %sext_ln86_65" [FIR_HLS.cpp:86]   --->   Operation 405 'add' 'add_ln86_113' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_115_load = load i28 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:86]   --->   Operation 406 'load' 'p_ZL10H_accu_FIR_115_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln86_91 = sext i28 %p_ZL10H_accu_FIR_115_load" [FIR_HLS.cpp:86]   --->   Operation 407 'sext' 'sext_ln86_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.97ns)   --->   "%add_ln86_114 = add i29 %sext_ln86_91, i29 %sext_ln86_73" [FIR_HLS.cpp:86]   --->   Operation 408 'add' 'add_ln86_114' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_116_load = load i27 %p_ZL10H_accu_FIR_116" [FIR_HLS.cpp:86]   --->   Operation 409 'load' 'p_ZL10H_accu_FIR_116_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln86_92 = sext i27 %p_ZL10H_accu_FIR_116_load" [FIR_HLS.cpp:86]   --->   Operation 410 'sext' 'sext_ln86_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.96ns)   --->   "%add_ln86_115 = add i28 %sext_ln86_92, i28 %sext_ln86_68" [FIR_HLS.cpp:86]   --->   Operation 411 'add' 'add_ln86_115' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_117_load = load i27 %p_ZL10H_accu_FIR_117" [FIR_HLS.cpp:86]   --->   Operation 412 'load' 'p_ZL10H_accu_FIR_117_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.96ns)   --->   "%add_ln86_116 = add i27 %p_ZL10H_accu_FIR_117_load, i27 %sext_ln86_67" [FIR_HLS.cpp:86]   --->   Operation 413 'add' 'add_ln86_116' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_118_load = load i26 %p_ZL10H_accu_FIR_118" [FIR_HLS.cpp:86]   --->   Operation 414 'load' 'p_ZL10H_accu_FIR_118_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln86_93 = sext i26 %p_ZL10H_accu_FIR_118_load" [FIR_HLS.cpp:86]   --->   Operation 415 'sext' 'sext_ln86_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.95ns)   --->   "%add_ln86_117 = add i27 %sext_ln86_93, i27 %sext_ln86_66" [FIR_HLS.cpp:86]   --->   Operation 416 'add' 'add_ln86_117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_119_load = load i26 %p_ZL10H_accu_FIR_119" [FIR_HLS.cpp:86]   --->   Operation 417 'load' 'p_ZL10H_accu_FIR_119_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.95ns)   --->   "%add_ln86_118 = add i26 %p_ZL10H_accu_FIR_119_load, i26 %sext_ln86_64" [FIR_HLS.cpp:86]   --->   Operation 418 'add' 'add_ln86_118' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_120_load = load i25 %p_ZL10H_accu_FIR_120" [FIR_HLS.cpp:86]   --->   Operation 419 'load' 'p_ZL10H_accu_FIR_120_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln86_70 = sext i25 %p_ZL10H_accu_FIR_120_load" [FIR_HLS.cpp:86]   --->   Operation 420 'sext' 'sext_ln86_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.94ns)   --->   "%add_ln86_119 = add i26 %sext_ln86_70, i26 %sext_ln86_4" [FIR_HLS.cpp:86]   --->   Operation 421 'add' 'add_ln86_119' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_121_load = load i25 %p_ZL10H_accu_FIR_121" [FIR_HLS.cpp:86]   --->   Operation 422 'load' 'p_ZL10H_accu_FIR_121_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.94ns)   --->   "%add_ln86_120 = add i25 %p_ZL10H_accu_FIR_121_load, i25 %sext_ln86_2" [FIR_HLS.cpp:86]   --->   Operation 423 'add' 'add_ln86_120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_122_load = load i23 %p_ZL10H_accu_FIR_122" [FIR_HLS.cpp:86]   --->   Operation 424 'load' 'p_ZL10H_accu_FIR_122_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln86_71 = sext i23 %p_ZL10H_accu_FIR_122_load" [FIR_HLS.cpp:86]   --->   Operation 425 'sext' 'sext_ln86_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.94ns)   --->   "%add_ln86_121 = add i25 %sext_ln86_71, i25 %sub_ln86" [FIR_HLS.cpp:86]   --->   Operation 426 'add' 'add_ln86_121' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %p_ZL10H_accu_FIR_0" [FIR_HLS.cpp:86]   --->   Operation 427 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_1, i32 %p_ZL10H_accu_FIR_1" [FIR_HLS.cpp:86]   --->   Operation 428 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_2, i32 %p_ZL10H_accu_FIR_2" [FIR_HLS.cpp:86]   --->   Operation 429 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_3, i32 %p_ZL10H_accu_FIR_3" [FIR_HLS.cpp:86]   --->   Operation 430 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_4, i32 %p_ZL10H_accu_FIR_4" [FIR_HLS.cpp:86]   --->   Operation 431 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_5, i32 %p_ZL10H_accu_FIR_5" [FIR_HLS.cpp:86]   --->   Operation 432 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_6, i32 %p_ZL10H_accu_FIR_6" [FIR_HLS.cpp:86]   --->   Operation 433 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_7, i32 %p_ZL10H_accu_FIR_7" [FIR_HLS.cpp:86]   --->   Operation 434 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_8, i32 %p_ZL10H_accu_FIR_8" [FIR_HLS.cpp:86]   --->   Operation 435 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_9, i32 %p_ZL10H_accu_FIR_9" [FIR_HLS.cpp:86]   --->   Operation 436 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_10, i32 %p_ZL10H_accu_FIR_10" [FIR_HLS.cpp:86]   --->   Operation 437 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_11, i32 %p_ZL10H_accu_FIR_11" [FIR_HLS.cpp:86]   --->   Operation 438 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_12, i32 %p_ZL10H_accu_FIR_12" [FIR_HLS.cpp:86]   --->   Operation 439 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_13, i32 %p_ZL10H_accu_FIR_13" [FIR_HLS.cpp:86]   --->   Operation 440 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_14, i32 %p_ZL10H_accu_FIR_14" [FIR_HLS.cpp:86]   --->   Operation 441 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_15, i32 %p_ZL10H_accu_FIR_15" [FIR_HLS.cpp:86]   --->   Operation 442 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_16, i32 %p_ZL10H_accu_FIR_16" [FIR_HLS.cpp:86]   --->   Operation 443 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_17, i32 %p_ZL10H_accu_FIR_17" [FIR_HLS.cpp:86]   --->   Operation 444 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_18, i32 %p_ZL10H_accu_FIR_18" [FIR_HLS.cpp:86]   --->   Operation 445 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_19, i32 %p_ZL10H_accu_FIR_19" [FIR_HLS.cpp:86]   --->   Operation 446 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_20, i32 %p_ZL10H_accu_FIR_20" [FIR_HLS.cpp:86]   --->   Operation 447 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_21, i32 %p_ZL10H_accu_FIR_21" [FIR_HLS.cpp:86]   --->   Operation 448 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_22, i32 %p_ZL10H_accu_FIR_22" [FIR_HLS.cpp:86]   --->   Operation 449 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_23, i32 %p_ZL10H_accu_FIR_23" [FIR_HLS.cpp:86]   --->   Operation 450 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_24, i32 %p_ZL10H_accu_FIR_24" [FIR_HLS.cpp:86]   --->   Operation 451 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_25, i32 %p_ZL10H_accu_FIR_25" [FIR_HLS.cpp:86]   --->   Operation 452 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_26, i32 %p_ZL10H_accu_FIR_26" [FIR_HLS.cpp:86]   --->   Operation 453 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_27, i32 %p_ZL10H_accu_FIR_27" [FIR_HLS.cpp:86]   --->   Operation 454 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_28, i32 %p_ZL10H_accu_FIR_28" [FIR_HLS.cpp:86]   --->   Operation 455 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_29, i32 %p_ZL10H_accu_FIR_29" [FIR_HLS.cpp:86]   --->   Operation 456 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_30, i32 %p_ZL10H_accu_FIR_30" [FIR_HLS.cpp:86]   --->   Operation 457 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_31, i32 %p_ZL10H_accu_FIR_31" [FIR_HLS.cpp:86]   --->   Operation 458 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_32, i32 %p_ZL10H_accu_FIR_32" [FIR_HLS.cpp:86]   --->   Operation 459 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_33, i32 %p_ZL10H_accu_FIR_33" [FIR_HLS.cpp:86]   --->   Operation 460 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_34, i32 %p_ZL10H_accu_FIR_34" [FIR_HLS.cpp:86]   --->   Operation 461 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_35, i32 %p_ZL10H_accu_FIR_35" [FIR_HLS.cpp:86]   --->   Operation 462 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_36, i32 %p_ZL10H_accu_FIR_36" [FIR_HLS.cpp:86]   --->   Operation 463 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_37, i32 %p_ZL10H_accu_FIR_37" [FIR_HLS.cpp:86]   --->   Operation 464 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_38, i32 %p_ZL10H_accu_FIR_38" [FIR_HLS.cpp:86]   --->   Operation 465 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_39, i32 %p_ZL10H_accu_FIR_39" [FIR_HLS.cpp:86]   --->   Operation 466 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_40, i32 %p_ZL10H_accu_FIR_40" [FIR_HLS.cpp:86]   --->   Operation 467 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_41, i32 %p_ZL10H_accu_FIR_41" [FIR_HLS.cpp:86]   --->   Operation 468 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_42, i32 %p_ZL10H_accu_FIR_42" [FIR_HLS.cpp:86]   --->   Operation 469 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_43, i32 %p_ZL10H_accu_FIR_43" [FIR_HLS.cpp:86]   --->   Operation 470 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_44, i32 %p_ZL10H_accu_FIR_44" [FIR_HLS.cpp:86]   --->   Operation 471 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_45, i32 %p_ZL10H_accu_FIR_45" [FIR_HLS.cpp:86]   --->   Operation 472 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_46, i32 %p_ZL10H_accu_FIR_46" [FIR_HLS.cpp:86]   --->   Operation 473 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_47, i32 %p_ZL10H_accu_FIR_47" [FIR_HLS.cpp:86]   --->   Operation 474 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_48, i32 %p_ZL10H_accu_FIR_48" [FIR_HLS.cpp:86]   --->   Operation 475 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_49, i32 %p_ZL10H_accu_FIR_49" [FIR_HLS.cpp:86]   --->   Operation 476 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_50, i32 %p_ZL10H_accu_FIR_50" [FIR_HLS.cpp:86]   --->   Operation 477 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_51, i32 %p_ZL10H_accu_FIR_51" [FIR_HLS.cpp:86]   --->   Operation 478 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_52, i32 %p_ZL10H_accu_FIR_52" [FIR_HLS.cpp:86]   --->   Operation 479 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_53, i32 %p_ZL10H_accu_FIR_53" [FIR_HLS.cpp:86]   --->   Operation 480 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_54, i32 %p_ZL10H_accu_FIR_54" [FIR_HLS.cpp:86]   --->   Operation 481 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_55, i32 %p_ZL10H_accu_FIR_55" [FIR_HLS.cpp:86]   --->   Operation 482 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_56, i32 %p_ZL10H_accu_FIR_56" [FIR_HLS.cpp:86]   --->   Operation 483 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_57, i32 %p_ZL10H_accu_FIR_57" [FIR_HLS.cpp:86]   --->   Operation 484 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_58, i32 %p_ZL10H_accu_FIR_58" [FIR_HLS.cpp:86]   --->   Operation 485 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_59, i32 %p_ZL10H_accu_FIR_59" [FIR_HLS.cpp:86]   --->   Operation 486 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_60, i32 %p_ZL10H_accu_FIR_60" [FIR_HLS.cpp:86]   --->   Operation 487 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_61, i32 %p_ZL10H_accu_FIR_61" [FIR_HLS.cpp:86]   --->   Operation 488 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_62, i32 %p_ZL10H_accu_FIR_62" [FIR_HLS.cpp:86]   --->   Operation 489 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_63, i32 %p_ZL10H_accu_FIR_63" [FIR_HLS.cpp:86]   --->   Operation 490 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_64, i32 %p_ZL10H_accu_FIR_64" [FIR_HLS.cpp:86]   --->   Operation 491 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_65, i32 %p_ZL10H_accu_FIR_65" [FIR_HLS.cpp:86]   --->   Operation 492 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_66, i32 %p_ZL10H_accu_FIR_66" [FIR_HLS.cpp:86]   --->   Operation 493 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_67, i32 %p_ZL10H_accu_FIR_67" [FIR_HLS.cpp:86]   --->   Operation 494 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_68, i32 %p_ZL10H_accu_FIR_68" [FIR_HLS.cpp:86]   --->   Operation 495 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_69, i32 %p_ZL10H_accu_FIR_69" [FIR_HLS.cpp:86]   --->   Operation 496 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_70, i32 %p_ZL10H_accu_FIR_70" [FIR_HLS.cpp:86]   --->   Operation 497 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_71, i32 %p_ZL10H_accu_FIR_71" [FIR_HLS.cpp:86]   --->   Operation 498 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_72, i32 %p_ZL10H_accu_FIR_72" [FIR_HLS.cpp:86]   --->   Operation 499 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_73, i32 %p_ZL10H_accu_FIR_73" [FIR_HLS.cpp:86]   --->   Operation 500 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_74, i32 %p_ZL10H_accu_FIR_74" [FIR_HLS.cpp:86]   --->   Operation 501 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_75, i32 %p_ZL10H_accu_FIR_75" [FIR_HLS.cpp:86]   --->   Operation 502 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_76, i32 %p_ZL10H_accu_FIR_76" [FIR_HLS.cpp:86]   --->   Operation 503 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_77, i32 %p_ZL10H_accu_FIR_77" [FIR_HLS.cpp:86]   --->   Operation 504 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_78, i32 %p_ZL10H_accu_FIR_78" [FIR_HLS.cpp:86]   --->   Operation 505 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_79, i32 %p_ZL10H_accu_FIR_79" [FIR_HLS.cpp:86]   --->   Operation 506 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_80, i32 %p_ZL10H_accu_FIR_80" [FIR_HLS.cpp:86]   --->   Operation 507 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_81, i32 %p_ZL10H_accu_FIR_81" [FIR_HLS.cpp:86]   --->   Operation 508 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_82, i32 %p_ZL10H_accu_FIR_82" [FIR_HLS.cpp:86]   --->   Operation 509 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_83, i32 %p_ZL10H_accu_FIR_83" [FIR_HLS.cpp:86]   --->   Operation 510 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_84, i32 %p_ZL10H_accu_FIR_84" [FIR_HLS.cpp:86]   --->   Operation 511 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_85, i32 %p_ZL10H_accu_FIR_85" [FIR_HLS.cpp:86]   --->   Operation 512 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_86, i32 %p_ZL10H_accu_FIR_86" [FIR_HLS.cpp:86]   --->   Operation 513 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_87, i32 %p_ZL10H_accu_FIR_87" [FIR_HLS.cpp:86]   --->   Operation 514 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_88, i32 %p_ZL10H_accu_FIR_88" [FIR_HLS.cpp:86]   --->   Operation 515 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_89, i32 %p_ZL10H_accu_FIR_89" [FIR_HLS.cpp:86]   --->   Operation 516 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_90, i32 %p_ZL10H_accu_FIR_90" [FIR_HLS.cpp:86]   --->   Operation 517 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_91, i32 %p_ZL10H_accu_FIR_91" [FIR_HLS.cpp:86]   --->   Operation 518 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_92, i32 %p_ZL10H_accu_FIR_92" [FIR_HLS.cpp:86]   --->   Operation 519 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_93, i32 %p_ZL10H_accu_FIR_93" [FIR_HLS.cpp:86]   --->   Operation 520 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_94, i32 %p_ZL10H_accu_FIR_94" [FIR_HLS.cpp:86]   --->   Operation 521 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_95, i32 %p_ZL10H_accu_FIR_95" [FIR_HLS.cpp:86]   --->   Operation 522 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_96, i32 %p_ZL10H_accu_FIR_96" [FIR_HLS.cpp:86]   --->   Operation 523 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_97, i32 %p_ZL10H_accu_FIR_97" [FIR_HLS.cpp:86]   --->   Operation 524 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_98, i32 %p_ZL10H_accu_FIR_98" [FIR_HLS.cpp:86]   --->   Operation 525 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_99, i32 %p_ZL10H_accu_FIR_99" [FIR_HLS.cpp:86]   --->   Operation 526 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_100, i32 %p_ZL10H_accu_FIR_100" [FIR_HLS.cpp:86]   --->   Operation 527 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_101, i32 %p_ZL10H_accu_FIR_101" [FIR_HLS.cpp:86]   --->   Operation 528 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_102, i32 %p_ZL10H_accu_FIR_102" [FIR_HLS.cpp:86]   --->   Operation 529 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_103, i32 %p_ZL10H_accu_FIR_103" [FIR_HLS.cpp:86]   --->   Operation 530 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_104, i32 %p_ZL10H_accu_FIR_104" [FIR_HLS.cpp:86]   --->   Operation 531 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_105, i32 %p_ZL10H_accu_FIR_105" [FIR_HLS.cpp:86]   --->   Operation 532 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_106, i32 %p_ZL10H_accu_FIR_106" [FIR_HLS.cpp:86]   --->   Operation 533 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_107, i32 %p_ZL10H_accu_FIR_107" [FIR_HLS.cpp:86]   --->   Operation 534 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_108, i32 %p_ZL10H_accu_FIR_108" [FIR_HLS.cpp:86]   --->   Operation 535 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_109, i32 %p_ZL10H_accu_FIR_109" [FIR_HLS.cpp:86]   --->   Operation 536 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_110, i32 %p_ZL10H_accu_FIR_110" [FIR_HLS.cpp:86]   --->   Operation 537 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%store_ln86 = store i32 %add_ln86_111, i32 %p_ZL10H_accu_FIR_111" [FIR_HLS.cpp:86]   --->   Operation 538 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%store_ln86 = store i31 %add_ln86_112, i31 %p_ZL10H_accu_FIR_112" [FIR_HLS.cpp:86]   --->   Operation 539 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%store_ln86 = store i30 %add_ln86_113, i30 %p_ZL10H_accu_FIR_113" [FIR_HLS.cpp:86]   --->   Operation 540 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln86 = store i29 %add_ln86_114, i29 %p_ZL10H_accu_FIR_114" [FIR_HLS.cpp:86]   --->   Operation 541 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%store_ln86 = store i28 %add_ln86_115, i28 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:86]   --->   Operation 542 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%store_ln86 = store i27 %add_ln86_116, i27 %p_ZL10H_accu_FIR_116" [FIR_HLS.cpp:86]   --->   Operation 543 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%store_ln86 = store i27 %add_ln86_117, i27 %p_ZL10H_accu_FIR_117" [FIR_HLS.cpp:86]   --->   Operation 544 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%store_ln86 = store i26 %add_ln86_118, i26 %p_ZL10H_accu_FIR_118" [FIR_HLS.cpp:86]   --->   Operation 545 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%store_ln86 = store i26 %add_ln86_119, i26 %p_ZL10H_accu_FIR_119" [FIR_HLS.cpp:86]   --->   Operation 546 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%store_ln86 = store i25 %add_ln86_120, i25 %p_ZL10H_accu_FIR_120" [FIR_HLS.cpp:86]   --->   Operation 547 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%store_ln86 = store i25 %add_ln86_121, i25 %p_ZL10H_accu_FIR_121" [FIR_HLS.cpp:86]   --->   Operation 548 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%store_ln86 = store i23 %mul_ln83, i23 %p_ZL10H_accu_FIR_122" [FIR_HLS.cpp:86]   --->   Operation 549 'store' 'store_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%ret_ln88 = ret i16 %y" [FIR_HLS.cpp:88]   --->   Operation 550 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.396ns
The critical path consists of the following:
	wire read operation ('x_n_read', FIR_HLS.cpp:79) on port 'x_n' (FIR_HLS.cpp:79) [126]  (0.000 ns)
	'mul' operation 23 bit ('mul_ln83', FIR_HLS.cpp:83) [139]  (2.380 ns)
	'add' operation 32 bit ('add_ln83', FIR_HLS.cpp:83) [141]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
