--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 541029 paths analyzed, 39449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.976ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTa/fixed2floata_41 (SLICE_X60Y26.BY), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd12 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.976ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd12 to tfm_inst/inst_CalculateTa/fixed2floata_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.XQ      Tcko                  0.340   tfm_inst/inst_CalculateTa/state_FSM_FFd12
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd12
    SLICE_X22Y100.F3     net (fanout=10)       1.677   tfm_inst/inst_CalculateTa/state_FSM_FFd12
    SLICE_X22Y100.X      Tilo                  0.195   tfm_inst/inst_CalculateTa/divfpa<0>
                                                       tfm_inst/inst_CalculateTa/divfpa_mux0000<0>21
    SLICE_X49Y52.G3      net (fanout=33)       2.916   tfm_inst/inst_CalculateTa/N17
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.G1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<41>_SW0
    SLICE_X60Y26.BY      net (fanout=1)        0.316   N559
    SLICE_X60Y26.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<41>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_41
    -------------------------------------------------  ---------------------------
    Total                                      9.976ns (2.575ns logic, 7.401ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd4 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.708ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd4 to tfm_inst/inst_CalculateTa/fixed2floata_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/state_FSM_FFd4
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd4
    SLICE_X22Y100.F4     net (fanout=8)        1.389   tfm_inst/inst_CalculateTa/state_FSM_FFd4
    SLICE_X22Y100.X      Tilo                  0.195   tfm_inst/inst_CalculateTa/divfpa<0>
                                                       tfm_inst/inst_CalculateTa/divfpa_mux0000<0>21
    SLICE_X49Y52.G3      net (fanout=33)       2.916   tfm_inst/inst_CalculateTa/N17
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.G1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<41>_SW0
    SLICE_X60Y26.BY      net (fanout=1)        0.316   N559
    SLICE_X60Y26.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<41>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_41
    -------------------------------------------------  ---------------------------
    Total                                      9.708ns (2.595ns logic, 7.113ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd2 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.526ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd2 to tfm_inst/inst_CalculateTa/fixed2floata_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.XQ     Tcko                  0.360   tfm_inst/inst_CalculateTa/state_FSM_FFd2
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd2
    SLICE_X44Y53.F3      net (fanout=101)      3.541   tfm_inst/inst_CalculateTa/state_FSM_FFd2
    SLICE_X44Y53.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/mulfpa_internal<6>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>1119
    SLICE_X49Y52.G4      net (fanout=2)        0.582   tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>1119
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.G1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<41>_SW0
    SLICE_X60Y26.BY      net (fanout=1)        0.316   N559
    SLICE_X60Y26.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<41>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_41
    -------------------------------------------------  ---------------------------
    Total                                      9.526ns (2.595ns logic, 6.931ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTa/o_rdy (SLICE_X40Y54.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux_3 (FF)
  Destination:          tfm_inst/inst_CalculateTa/o_rdy (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.712 - 0.786)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux_3 to tfm_inst/inst_CalculateTa/o_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y47.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux_3
                                                       tfm_inst/CalculateTa_mux_3
    SLICE_X31Y126.F1     net (fanout=425)      5.023   tfm_inst/CalculateTa_mux_3
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/inst_CalculateTa/o_Ta_not0001
                                                       tfm_inst/inst_CalculateTa/o_Ta_not00011
    SLICE_X40Y54.CE      net (fanout=33)       3.764   tfm_inst/inst_CalculateTa/o_Ta_not0001
    SLICE_X40Y54.CLK     Tceck                 0.554   tfm_inst/inst_CalculateTa/o_rdy
                                                       tfm_inst/inst_CalculateTa/o_rdy
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (1.108ns logic, 8.787ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addfp/blk0000000a (FF)
  Destination:          tfm_inst/inst_CalculateTa/o_rdy (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.712 - 0.744)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_addfp/blk0000000a to tfm_inst/inst_CalculateTa/o_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.YQ      Tcko                  0.340   addfprdy
                                                       inst_addfp/blk0000000a
    SLICE_X31Y126.F2     net (fanout=58)       4.130   addfprdy
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/inst_CalculateTa/o_Ta_not0001
                                                       tfm_inst/inst_CalculateTa/o_Ta_not00011
    SLICE_X40Y54.CE      net (fanout=33)       3.764   tfm_inst/inst_CalculateTa/o_Ta_not0001
    SLICE_X40Y54.CLK     Tceck                 0.554   tfm_inst/inst_CalculateTa/o_rdy
                                                       tfm_inst/inst_CalculateTa/o_rdy
    -------------------------------------------------  ---------------------------
    Total                                      8.982ns (1.088ns logic, 7.894ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd1 (FF)
  Destination:          tfm_inst/inst_CalculateTa/o_rdy (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (1.645 - 1.696)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd1 to tfm_inst/inst_CalculateTa/o_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y98.YQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/state_FSM_FFd1
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd1
    SLICE_X31Y126.F3     net (fanout=46)       2.399   tfm_inst/inst_CalculateTa/state_FSM_FFd1
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/inst_CalculateTa/o_Ta_not0001
                                                       tfm_inst/inst_CalculateTa/o_Ta_not00011
    SLICE_X40Y54.CE      net (fanout=33)       3.764   tfm_inst/inst_CalculateTa/o_Ta_not0001
    SLICE_X40Y54.CLK     Tceck                 0.554   tfm_inst/inst_CalculateTa/o_rdy
                                                       tfm_inst/inst_CalculateTa/o_rdy
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.108ns logic, 6.163ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateTa/fixed2floata_40 (SLICE_X60Y24.BY), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd12 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.968ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd12 to tfm_inst/inst_CalculateTa/fixed2floata_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.XQ      Tcko                  0.340   tfm_inst/inst_CalculateTa/state_FSM_FFd12
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd12
    SLICE_X22Y100.F3     net (fanout=10)       1.677   tfm_inst/inst_CalculateTa/state_FSM_FFd12
    SLICE_X22Y100.X      Tilo                  0.195   tfm_inst/inst_CalculateTa/divfpa<0>
                                                       tfm_inst/inst_CalculateTa/divfpa_mux0000<0>21
    SLICE_X49Y52.G3      net (fanout=33)       2.916   tfm_inst/inst_CalculateTa/N17
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.F1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<40>_SW0
    SLICE_X60Y24.BY      net (fanout=1)        0.308   N561
    SLICE_X60Y24.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<40>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_40
    -------------------------------------------------  ---------------------------
    Total                                      9.968ns (2.575ns logic, 7.393ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd4 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd4 to tfm_inst/inst_CalculateTa/fixed2floata_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/state_FSM_FFd4
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd4
    SLICE_X22Y100.F4     net (fanout=8)        1.389   tfm_inst/inst_CalculateTa/state_FSM_FFd4
    SLICE_X22Y100.X      Tilo                  0.195   tfm_inst/inst_CalculateTa/divfpa<0>
                                                       tfm_inst/inst_CalculateTa/divfpa_mux0000<0>21
    SLICE_X49Y52.G3      net (fanout=33)       2.916   tfm_inst/inst_CalculateTa/N17
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.F1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<40>_SW0
    SLICE_X60Y24.BY      net (fanout=1)        0.308   N561
    SLICE_X60Y24.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<40>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_40
    -------------------------------------------------  ---------------------------
    Total                                      9.700ns (2.595ns logic, 7.105ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/state_FSM_FFd2 (FF)
  Destination:          tfm_inst/inst_CalculateTa/fixed2floata_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.518ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/state_FSM_FFd2 to tfm_inst/inst_CalculateTa/fixed2floata_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.XQ     Tcko                  0.360   tfm_inst/inst_CalculateTa/state_FSM_FFd2
                                                       tfm_inst/inst_CalculateTa/state_FSM_FFd2
    SLICE_X44Y53.F3      net (fanout=101)      3.541   tfm_inst/inst_CalculateTa/state_FSM_FFd2
    SLICE_X44Y53.X       Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/mulfpa_internal<6>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>1119
    SLICE_X49Y52.G4      net (fanout=2)        0.582   tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>1119
    SLICE_X49Y52.XMUX    Tif5x                 0.574   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>111
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>11_f5
    SLICE_X59Y34.G4      net (fanout=22)       1.240   tfm_inst/inst_CalculateTa/N21
    SLICE_X59Y34.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<7>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<29>12
    SLICE_X61Y24.F1      net (fanout=16)       1.252   tfm_inst/inst_CalculateTa/N4
    SLICE_X61Y24.X       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/valphaRef<2>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_mux0000<40>_SW0
    SLICE_X60Y24.BY      net (fanout=1)        0.308   N561
    SLICE_X60Y24.CLK     Tsrck                 1.078   tfm_inst/inst_CalculateTa/fixed2floata<40>
                                                       tfm_inst/inst_CalculateTa/fixed2floata_40
    -------------------------------------------------  ---------------------------
    Total                                      9.518ns (2.595ns logic, 6.923ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y20.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.936 - 1.074)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y164.XQ     Tcko                  0.331   dualmem_addra<7>
                                                       dualmem_addra_7
    RAMB16_X7Y20.ADDRA11 net (fanout=2)        0.314   dualmem_addra<7>
    RAMB16_X7Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.009ns logic, 0.314ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000004ba (SLICE_X10Y84.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_mulfp/blk00000978 (FF)
  Destination:          inst_mulfp/blk000004ba (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.117 - 1.094)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_mulfp/blk00000978 to inst_mulfp/blk000004ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y84.YQ       Tcko                  0.313   inst_mulfp/sig000000e1
                                                       inst_mulfp/blk00000978
    SLICE_X10Y84.F4      net (fanout=25)       0.325   inst_mulfp/sig000000e1
    SLICE_X10Y84.CLK     Tckf        (-Th)     0.141   inst_mulfp/sig0000076e
                                                       inst_mulfp/blk000007c9
                                                       inst_mulfp/blk000004ba
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.172ns logic, 0.325ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y20.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.141ns (0.936 - 1.077)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y163.YQ     Tcko                  0.331   dualmem_addra<3>
                                                       dualmem_addra_3
    RAMB16_X7Y20.ADDRA7  net (fanout=2)        0.325   dualmem_addra<3>
    RAMB16_X7Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.009ns logic, 0.325ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X4Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 541029 paths, 0 nets, and 70267 connections

Design statistics:
   Minimum period:   9.976ns{1}   (Maximum frequency: 100.241MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 13 22:14:28 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 733 MB



