Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 29 21:56:39 2023
| Host         : Dell-G15-WJJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV_CPU_top_control_sets_placed.rpt
| Design       : RISCV_CPU_top
| Device       : xc7k70t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           16 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1220 |          538 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|                Clock Signal               |                                                                       Enable Signal                                                                      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|  new_data_mem_instance/freq_mul/clka_BUFG |                                                                                                                                                          |                        |                1 |              1 |
|  new_im_instance/freq_mul/clk_2x          |                                                                                                                                                          |                        |                1 |              1 |
|  clk_IBUF_BUFG                            |                                                                                                                                                          |                        |                1 |              1 |
|  clk_IBUF_BUFG                            | new_pc_instance/FSM_sequential_start_sig[1]_i_2_n_0                                                                                                      | new_reg_instance/SR[0] |                1 |              4 |
|  new_data_mem_instance/freq_mul/clka_BUFG | new_data_mem_instance/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1_n_0 |                        |                2 |              7 |
|  _reg_src_sig_BUFG[2]                     |                                                                                                                                                          |                        |               21 |             32 |
|  clk_IBUF_BUFG                            |                                                                                                                                                          | new_reg_instance/SR[0] |               16 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/E[0]                                                                                                                                     | new_reg_instance/SR[0] |               15 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_27[0]                                                                                                                   | new_reg_instance/SR[0] |               16 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_24[0]                                                                                                                   | new_reg_instance/SR[0] |               17 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_15[0]                                                                                                                   | new_reg_instance/SR[0] |                7 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_31[0]                                                                                                                   | new_reg_instance/SR[0] |               18 |             32 |
|  clk_IBUF_BUFG                            | new_pc_instance/pc_reg                                                                                                                                   | new_reg_instance/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_5[0]                                                                                                                    | new_reg_instance/SR[0] |               20 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_6[0]                                                                                                                    | new_reg_instance/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_8[0]                                                                                                                    | new_reg_instance/SR[0] |               12 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_11[0]                                                                                                                   | new_reg_instance/SR[0] |               10 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_26[0]                                                                                                                   | new_reg_instance/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_9[0]                                                                                                                    | new_reg_instance/SR[0] |               18 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_23[0]                                                                                                                   | new_reg_instance/SR[0] |               14 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_25[0]                                                                                                                   | new_reg_instance/SR[0] |               11 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_14[0]                                                                                                                   | new_reg_instance/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_18[0]                                                                                                                   | new_reg_instance/SR[0] |               19 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_22[0]                                                                                                                   | new_reg_instance/SR[0] |                7 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_32[0]                                                                                                                   | new_reg_instance/SR[0] |                8 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_7[0]                                                                                                                    | new_reg_instance/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_28[0]                                                                                                                   | new_reg_instance/SR[0] |               20 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_30[0]                                                                                                                   | new_reg_instance/SR[0] |               12 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_10[0]                                                                                                                   | new_reg_instance/SR[0] |               15 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_12[0]                                                                                                                   | new_reg_instance/SR[0] |                8 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_13[0]                                                                                                                   | new_reg_instance/SR[0] |               19 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_16[0]                                                                                                                   | new_reg_instance/SR[0] |               13 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_20[0]                                                                                                                   | new_reg_instance/SR[0] |               12 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_21[0]                                                                                                                   | new_reg_instance/SR[0] |               15 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_19[0]                                                                                                                   | new_reg_instance/SR[0] |               21 |             32 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_4[0]                                                                                                                    | new_reg_instance/SR[0] |               26 |             64 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_29[0]                                                                                                                   | new_reg_instance/SR[0] |               35 |             64 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_17[0]                                                                                                                   | new_reg_instance/SR[0] |               31 |             64 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_2[0]                                                                                                                    | new_reg_instance/SR[0] |               30 |             64 |
|  clk_IBUF_BUFG                            | new_im_instance/start_sig_reg[0]_3[0]                                                                                                                    | new_reg_instance/SR[0] |               25 |             64 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+


