{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746502797276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746502797276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 10:39:56 2025 " "Processing started: Tue May 06 10:39:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746502797276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746502797276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compressor_decompressor -c compressor_decompressor " "Command: quartus_map --read_settings_files=on --write_settings_files=off compressor_decompressor -c compressor_decompressor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746502797276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1746502797814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_length_genetator " "Found entity 1: word_length_genetator" {  } { { "../src/word_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/word_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_decoder " "Found entity 1: word_decoder" {  } { { "../src/word_decoder.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/word_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/word_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_comparator " "Found entity 1: word_comparator" {  } { { "../src/word_comparator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/word_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/unpacker.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/unpacker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unpacker " "Found entity 1: unpacker" {  } { { "../src/unpacker.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/unpacker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/total_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/total_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 total_length_generator " "Found entity 1: total_length_generator" {  } { { "../src/total_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/total_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/three_input_carry_save_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/three_input_carry_save_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_carry_save_adder " "Found entity 1: three_input_carry_save_adder" {  } { { "../src/three_input_carry_save_adder.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/three_input_carry_save_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/substracter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/substracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substracter " "Found entity 1: substracter" {  } { { "../src/substracter.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/substracter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/stage1and2and3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/stage1and2and3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage1and2and3 " "Found entity 1: stage1and2and3" {  } { { "../src/stage1and2and3.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/stage1and2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/stage1and2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stage1and2 " "Found entity 1: stage1and2" {  } { { "../src/stage1and2.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/register_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/register_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "../src/register_array.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/register_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/reg_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/reg_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Found entity 1: reg_out" {  } { { "../src/reg_out.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/reg_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/reg_array2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/reg_array2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_array2 " "Found entity 1: reg_array2" {  } { { "../src/reg_array2.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/reg_array2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/padding_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/padding_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 padding_module " "Found entity 1: padding_module" {  } { { "../src/padding_module.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/padding_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/packing_and_shifting.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/packing_and_shifting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packing_and_shifting " "Found entity 1: packing_and_shifting" {  } { { "../src/packing_and_shifting.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/or_gate_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/or_gate_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_d " "Found entity 1: or_gate_d" {  } { { "../src/or_gate_d.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/or_gate_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "../src/or_gate.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../src/mux2_1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/max2_with_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/max2_with_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max2_with_index " "Found entity 1: max2_with_index" {  } { { "../src/max2_with_index.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/max2_with_index.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/max_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/max_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_selector " "Found entity 1: max_selector" {  } { { "../src/max_selector.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/max_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/matching_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/matching_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matching_stage " "Found entity 1: matching_stage" {  } { { "../src/matching_stage.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/matching_length_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/matching_length_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matching_length_reg " "Found entity 1: matching_length_reg" {  } { { "../src/matching_length_reg.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_length_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_packing_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_packing_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_packing_reg " "Found entity 1: length_packing_reg" {  } { { "../src/length_packing_reg.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_packing_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_generator " "Found entity 1: length_generator" {  } { { "../src/length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_generation " "Found entity 1: length_generation" {  } { { "../src/length_generation.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_generation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/length_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_accumulator " "Found entity 1: length_accumulator" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_accumulator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/latch_module_decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/latch_module_decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_module_decompress " "Found entity 1: latch_module_decompress" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/latch_module_compress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/latch_module_compress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_module_compress " "Found entity 1: latch_module_compress" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/fifo_dict.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/fifo_dict.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_dict " "Found entity 1: fifo_dict" {  } { { "../src/fifo_dict.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/fifo_dict.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_ptr_gen " "Found entity 2: fifo_ptr_gen" {  } { { "../src/fifo_dict.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/fifo_dict.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_file_dual " "Found entity 3: reg_file_dual" {  } { { "../src/fifo_dict.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/fifo_dict.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/decompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decompressor " "Found entity 1: decompressor" {  } { { "../src/decompressor.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_WORD i_word decoder.sv(5) " "Verilog HDL Declaration information at decoder.sv(5): object \"I_WORD\" differs only in case from object \"i_word\" in the same scope" {  } { { "../src/decoder.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decoder.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/decoder.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/control_signal_generator_decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/control_signal_generator_decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal_generator_decompress " "Found entity 1: control_signal_generator_decompress" {  } { { "../src/control_signal_generator_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/control_signal_generator_decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/control_signal_generator_compress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/control_signal_generator_compress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal_generator_compress " "Found entity 1: control_signal_generator_compress" {  } { { "../src/control_signal_generator_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/control_signal_generator_compress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/compressor_decompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/compressor_decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compressor_decompressor " "Found entity 1: compressor_decompressor" {  } { { "../src/compressor_decompressor.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/compressor_decompressor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/compare_value.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/compare_value.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_value " "Found entity 1: compare_value" {  } { { "../src/compare_value.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/compare_value.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_decompress " "Found entity 1: comparator_decompress" {  } { { "../src/comparator_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_compress.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_compress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_compress " "Found entity 1: comparator_compress" {  } { { "../src/comparator_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_compress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_array4 " "Found entity 1: comparator_array4" {  } { { "../src/comparator_array4.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_array4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_array2 " "Found entity 1: comparator_array2" {  } { { "../src/comparator_array2.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_array2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/comparator_array1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_array1 " "Found entity 1: comparator_array1" {  } { { "../src/comparator_array1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_array1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/code_concatenator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/code_concatenator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_concatenator " "Found entity 1: code_concatenator" {  } { { "../src/code_concatenator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/code_concatenator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/cla_adder_12bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/cla_adder_12bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder_12bit " "Found entity 1: cla_adder_12bit" {  } { { "../src/cla_adder_12bit.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/cla_adder_12bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_right " "Found entity 1: barrel_shifter_right" {  } { { "../src/barrel_shifter_right.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_left_34.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_left_34.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_left_34 " "Found entity 1: barrel_shifter_left_34" {  } { { "../src/barrel_shifter_left_34.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_left_34.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_d2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_d2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_d2 " "Found entity 1: barrel_shifter_d2" {  } { { "../src/barrel_shifter_d2.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_d2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_d1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_d1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_d1 " "Found entity 1: barrel_shifter_d1" {  } { { "../src/barrel_shifter_d1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_d1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_3 " "Found entity 1: barrel_shifter_3" {  } { { "../src/barrel_shifter_3.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_2 " "Found entity 1: barrel_shifter_2" {  } { { "../src/barrel_shifter_2.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/barrel_shifter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_1 " "Found entity 1: barrel_shifter_1" {  } { { "../src/barrel_shifter_1.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/barrel_shifter_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/backup_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/combine/combine/src/backup_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backup_buffer " "Found entity 1: backup_buffer" {  } { { "../src/backup_buffer.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/backup_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746502797934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compressor_decompressor " "Elaborating entity \"compressor_decompressor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746502797982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1and2and3 stage1and2and3:compressor " "Elaborating entity \"stage1and2and3\" for hierarchy \"stage1and2and3:compressor\"" {  } { { "../src/compressor_decompressor.sv" "compressor" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/compressor_decompressor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502797998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array stage1and2and3:compressor\|register_array:pipeline_reg_for_backup_buffer1 " "Elaborating entity \"register_array\" for hierarchy \"stage1and2and3:compressor\|register_array:pipeline_reg_for_backup_buffer1\"" {  } { { "../src/stage1and2and3.sv" "pipeline_reg_for_backup_buffer1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502797998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backup_buffer stage1and2and3:compressor\|backup_buffer:backup_buffer " "Elaborating entity \"backup_buffer\" for hierarchy \"stage1and2and3:compressor\|backup_buffer:backup_buffer\"" {  } { { "../src/stage1and2and3.sv" "backup_buffer" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502797998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1and2 stage1and2and3:compressor\|stage1and2:stage1and2 " "Elaborating entity \"stage1and2\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\"" {  } { { "../src/stage1and2and3.sv" "stage1and2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matching_stage stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1 " "Elaborating entity \"matching_stage\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\"" {  } { { "../src/stage1and2.sv" "stage1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_array2 stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2 " "Elaborating entity \"comparator_array2\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\"" {  } { { "../src/matching_stage.sv" "comparator_array2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_stage.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_comparator stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst " "Elaborating entity \"word_comparator\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst\"" {  } { { "../src/comparator_array2.sv" "gen_compare\[0\].comparator_inst" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_array2.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_compress stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst\|comparator_compress:gen_compare\[0\].comparator_inst " "Elaborating entity \"comparator_compress\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst\|comparator_compress:gen_compare\[0\].comparator_inst\"" {  } { { "../src/word_comparator.sv" "gen_compare\[0\].comparator_inst" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/word_comparator.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_decoder stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst\|word_decoder:word_decoder_inst " "Elaborating entity \"word_decoder\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|word_comparator:gen_compare\[0\].comparator_inst\|word_decoder:word_decoder_inst\"" {  } { { "../src/word_comparator.sv" "word_decoder_inst" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/word_comparator.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_selector stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector " "Elaborating entity \"max_selector\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector\"" {  } { { "../src/comparator_array2.sv" "max_selector" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/comparator_array2.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max2_with_index stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector\|max2_with_index:stage1\[0\].m_inst " "Elaborating entity \"max2_with_index\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector\|max2_with_index:stage1\[0\].m_inst\"" {  } { { "../src/max_selector.sv" "stage1\[0\].m_inst" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/max_selector.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_value stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector\|max2_with_index:stage1\[0\].m_inst\|compare_value:comp " "Elaborating entity \"compare_value\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array2:comparator_array2\|max_selector:max_selector\|max2_with_index:stage1\[0\].m_inst\|compare_value:comp\"" {  } { { "../src/max2_with_index.sv" "comp" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/max2_with_index.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_array1 stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array1:comparator_array1 " "Elaborating entity \"comparator_array1\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array1:comparator_array1\"" {  } { { "../src/matching_stage.sv" "comparator_array1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_stage.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_array4 stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array4:comparator_array4 " "Elaborating entity \"comparator_array4\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|comparator_array4:comparator_array4\"" {  } { { "../src/matching_stage.sv" "comparator_array4" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_stage.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal_generator_compress stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|control_signal_generator_compress:control_signal_generator " "Elaborating entity \"control_signal_generator_compress\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_stage:stage1\|control_signal_generator_compress:control_signal_generator\"" {  } { { "../src/matching_stage.sv" "control_signal_generator" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_stage.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matching_length_reg stage1and2and3:compressor\|stage1and2:stage1and2\|matching_length_reg:pipeline_reg " "Elaborating entity \"matching_length_reg\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|matching_length_reg:pipeline_reg\"" {  } { { "../src/stage1and2.sv" "pipeline_reg" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_generation stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2 " "Elaborating entity \"length_generation\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\"" {  } { { "../src/stage1and2.sv" "stage2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_accumulator stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|length_accumulator:length_accumulator " "Elaborating entity \"length_accumulator\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|length_accumulator:length_accumulator\"" {  } { { "../src/length_generation.sv" "length_accumulator" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_generation.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 length_accumulator.sv(90) " "Verilog HDL assignment warning at length_accumulator.sv(90): truncated value with size 32 to match size of target (8)" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_accumulator.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746502798378 "|compressor_decompressor|stage1and2and3:compressor|stage1and2:stage1and2|length_generation:stage2|length_accumulator:length_accumulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_length_generator stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|total_length_generator:total_length_generator " "Elaborating entity \"total_length_generator\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|total_length_generator:total_length_generator\"" {  } { { "../src/length_generation.sv" "total_length_generator" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_generation.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_length_genetator stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|word_length_genetator:word_length_generator1 " "Elaborating entity \"word_length_genetator\" for hierarchy \"stage1and2and3:compressor\|stage1and2:stage1and2\|length_generation:stage2\|word_length_genetator:word_length_generator1\"" {  } { { "../src/length_generation.sv" "word_length_generator1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/length_generation.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_packing_reg stage1and2and3:compressor\|length_packing_reg:pipeline_reg " "Elaborating entity \"length_packing_reg\" for hierarchy \"stage1and2and3:compressor\|length_packing_reg:pipeline_reg\"" {  } { { "../src/stage1and2and3.sv" "pipeline_reg" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packing_and_shifting stage1and2and3:compressor\|packing_and_shifting:stage3 " "Elaborating entity \"packing_and_shifting\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\"" {  } { { "../src/stage1and2and3.sv" "stage3" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/stage1and2and3.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_concatenator stage1and2and3:compressor\|packing_and_shifting:stage3\|code_concatenator:code_concatenator1 " "Elaborating entity \"code_concatenator\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|code_concatenator:code_concatenator1\"" {  } { { "../src/packing_and_shifting.sv" "code_concatenator1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_1 stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_1:barrel_shifter1 " "Elaborating entity \"barrel_shifter_1\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_1:barrel_shifter1\"" {  } { { "../src/packing_and_shifting.sv" "barrel_shifter1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate stage1and2and3:compressor\|packing_and_shifting:stage3\|or_gate:or_gate " "Elaborating entity \"or_gate\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|or_gate:or_gate\"" {  } { { "../src/packing_and_shifting.sv" "or_gate" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array stage1and2and3:compressor\|packing_and_shifting:stage3\|register_array:reg_array1 " "Elaborating entity \"register_array\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|register_array:reg_array1\"" {  } { { "../src/packing_and_shifting.sv" "reg_array1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_3 stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_3:barrel_shifter_3 " "Elaborating entity \"barrel_shifter_3\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_3:barrel_shifter_3\"" {  } { { "../src/packing_and_shifting.sv" "barrel_shifter_3" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_2 stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_2:barrel_shifter_2 " "Elaborating entity \"barrel_shifter_2\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|barrel_shifter_2:barrel_shifter_2\"" {  } { { "../src/packing_and_shifting.sv" "barrel_shifter_2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 stage1and2and3:compressor\|packing_and_shifting:stage3\|mux2_1:multiplexer_array1 " "Elaborating entity \"mux2_1\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|mux2_1:multiplexer_array1\"" {  } { { "../src/packing_and_shifting.sv" "multiplexer_array1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_array2 stage1and2and3:compressor\|packing_and_shifting:stage3\|reg_array2:reg_array2 " "Elaborating entity \"reg_array2\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|reg_array2:reg_array2\"" {  } { { "../src/packing_and_shifting.sv" "reg_array2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_module_compress stage1and2and3:compressor\|packing_and_shifting:stage3\|latch_module_compress:latch_module " "Elaborating entity \"latch_module_compress\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|latch_module_compress:latch_module\"" {  } { { "../src/packing_and_shifting.sv" "latch_module" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798441 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[0\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[0\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[1\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[1\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[2\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[2\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[3\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[3\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[4\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[4\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[5\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[5\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[6\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[6\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[7\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[7\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[8\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[8\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[9\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[9\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[10\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[10\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[11\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[11\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[12\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[12\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[13\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[13\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[14\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[14\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[15\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[15\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[16\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[16\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[17\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[17\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[18\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[18\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[19\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[19\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[20\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[20\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[21\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[21\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[22\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[22\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[23\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[23\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[24\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[24\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[25\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[25\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[26\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[26\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[27\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[27\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[28\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[28\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[29\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[29\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[30\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[30\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[31\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[31\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[32\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[32\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[33\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[33\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[34\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[34\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[35\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[35\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[36\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[36\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[37\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[37\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[38\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[38\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[39\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[39\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[40\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[40\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[41\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[41\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[42\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[42\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[43\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[43\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[44\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[44\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[45\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[45\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[46\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[46\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[47\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[47\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[48\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[48\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[49\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[49\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[50\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[50\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[51\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[51\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[52\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[52\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[53\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[53\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[54\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[54\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[55\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[55\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[56\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[56\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[57\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[57\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[58\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[58\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[59\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[59\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[60\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[60\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[61\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[61\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[62\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[62\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[63\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[63\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[64\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[64\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[65\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[65\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[66\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[66\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[67\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[67\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[68\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[68\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[69\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[69\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[70\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[70\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[71\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[71\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[72\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[72\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[73\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[73\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[74\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[74\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[75\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[75\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[76\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[76\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[77\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[77\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[78\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[78\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[79\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[79\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[80\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[80\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[81\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[81\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[82\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[82\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[83\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[83\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[84\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[84\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[85\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[85\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[86\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[86\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[87\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[87\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[88\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[88\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[89\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[89\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[90\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[90\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[91\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[91\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[92\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[92\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[93\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[93\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[94\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[94\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[95\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[95\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[96\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[96\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[97\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[97\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[98\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[98\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[99\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[99\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[100\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[100\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[101\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[101\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[102\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[102\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[103\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[103\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[104\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[104\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[105\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[105\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[106\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[106\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[107\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[107\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[108\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[108\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[109\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[109\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[110\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[110\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[111\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[111\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[112\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[112\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[113\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[113\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[114\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[114\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[115\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[115\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[116\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[116\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[117\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[117\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[118\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[118\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[119\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[119\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[120\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[120\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[121\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[121\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[122\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[122\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[123\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[123\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[124\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[124\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[125\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[125\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[126\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[126\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[127\] latch_module_compress.sv(13) " "Inferred latch for \"o_word\[127\]\" at latch_module_compress.sv(13)" {  } { { "../src/latch_module_compress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_compress.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798441 "|compressor_decompressor|stage1and2and3:compressor|packing_and_shifting:stage3|latch_module_compress:latch_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padding_module stage1and2and3:compressor\|packing_and_shifting:stage3\|padding_module:padding_module " "Elaborating entity \"padding_module\" for hierarchy \"stage1and2and3:compressor\|packing_and_shifting:stage3\|padding_module:padding_module\"" {  } { { "../src/packing_and_shifting.sv" "padding_module" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/packing_and_shifting.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompressor decompressor:decompressor " "Elaborating entity \"decompressor\" for hierarchy \"decompressor:decompressor\"" {  } { { "../src/compressor_decompressor.sv" "decompressor" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/compressor_decompressor.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpacker decompressor:decompressor\|unpacker:unpacker " "Elaborating entity \"unpacker\" for hierarchy \"decompressor:decompressor\|unpacker:unpacker\"" {  } { { "../src/decompressor.sv" "unpacker" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_generator decompressor:decompressor\|unpacker:unpacker\|length_generator:length_gen1 " "Elaborating entity \"length_generator\" for hierarchy \"decompressor:decompressor\|unpacker:unpacker\|length_generator:length_gen1\"" {  } { { "../src/unpacker.sv" "length_gen1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/unpacker.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal_generator_decompress decompressor:decompressor\|control_signal_generator_decompress:control_signal_gen " "Elaborating entity \"control_signal_generator_decompress\" for hierarchy \"decompressor:decompressor\|control_signal_generator_decompress:control_signal_gen\"" {  } { { "../src/decompressor.sv" "control_signal_gen" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decompressor:decompressor\|decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"decompressor:decompressor\|decoder:decoder1\"" {  } { { "../src/decompressor.sv" "decoder1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out decompressor:decompressor\|reg_out:register_array3 " "Elaborating entity \"reg_out\" for hierarchy \"decompressor:decompressor\|reg_out:register_array3\"" {  } { { "../src/decompressor.sv" "register_array3" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_module_decompress decompressor:decompressor\|latch_module_decompress:latch_module " "Elaborating entity \"latch_module_decompress\" for hierarchy \"decompressor:decompressor\|latch_module_decompress:latch_module\"" {  } { { "../src/decompressor.sv" "latch_module" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798543 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[0\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[0\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[1\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[1\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[2\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[2\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[3\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[3\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[4\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[4\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[5\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[5\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[6\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[6\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[7\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[7\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[8\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[8\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[9\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[9\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798545 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[10\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[10\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[11\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[11\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[12\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[12\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[13\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[13\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[14\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[14\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[15\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[15\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[16\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[16\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[17\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[17\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[18\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[18\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[19\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[19\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[20\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[20\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[21\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[21\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[22\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[22\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[23\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[23\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[24\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[24\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[25\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[25\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[26\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[26\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[27\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[27\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[28\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[28\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[29\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[29\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[30\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[30\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[31\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[31\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[32\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[32\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[33\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[33\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[34\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[34\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[35\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[35\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[36\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[36\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[37\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[37\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[38\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[38\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[39\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[39\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[40\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[40\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[41\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[41\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[42\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[42\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[43\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[43\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[44\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[44\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[45\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[45\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[46\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[46\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[47\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[47\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[48\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[48\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[49\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[49\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[50\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[50\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[51\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[51\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[52\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[52\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[53\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[53\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[54\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[54\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[55\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[55\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[56\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[56\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[57\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[57\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[58\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[58\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[59\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[59\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798547 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[60\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[60\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[61\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[61\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[62\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[62\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[63\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[63\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[64\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[64\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[65\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[65\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[66\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[66\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[67\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[67\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[68\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[68\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[69\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[69\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[70\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[70\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[71\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[71\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[72\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[72\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[73\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[73\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[74\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[74\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[75\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[75\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[76\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[76\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[77\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[77\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[78\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[78\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[79\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[79\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[80\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[80\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[81\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[81\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[82\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[82\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[83\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[83\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[84\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[84\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[85\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[85\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[86\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[86\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[87\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[87\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[88\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[88\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[89\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[89\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[90\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[90\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[91\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[91\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[92\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[92\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[93\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[93\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[94\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[94\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[95\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[95\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[96\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[96\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[97\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[97\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[98\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[98\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[99\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[99\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[100\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[100\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[101\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[101\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[102\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[102\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[103\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[103\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[104\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[104\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[105\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[105\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[106\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[106\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[107\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[107\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[108\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[108\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[109\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[109\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[110\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[110\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[111\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[111\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[112\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[112\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[113\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[113\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[114\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[114\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798549 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[115\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[115\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[116\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[116\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[117\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[117\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[118\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[118\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[119\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[119\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[120\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[120\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[121\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[121\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[122\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[122\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[123\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[123\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[124\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[124\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[125\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[125\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[126\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[126\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_word\[127\] latch_module_decompress.sv(12) " "Inferred latch for \"o_word\[127\]\" at latch_module_decompress.sv(12)" {  } { { "../src/latch_module_decompress.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/latch_module_decompress.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1746502798551 "|compressor_decompressor|decompressor:decompressor|latch_module_decompress:latch_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_carry_save_adder decompressor:decompressor\|three_input_carry_save_adder:carry_save_adder " "Elaborating entity \"three_input_carry_save_adder\" for hierarchy \"decompressor:decompressor\|three_input_carry_save_adder:carry_save_adder\"" {  } { { "../src/decompressor.sv" "carry_save_adder" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_decompress decompressor:decompressor\|comparator_decompress:substracter " "Elaborating entity \"comparator_decompress\" for hierarchy \"decompressor:decompressor\|comparator_decompress:substracter\"" {  } { { "../src/decompressor.sv" "substracter" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 decompressor:decompressor\|mux2_1:mux1 " "Elaborating entity \"mux2_1\" for hierarchy \"decompressor:decompressor\|mux2_1:mux1\"" {  } { { "../src/decompressor.sv" "mux1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_d2 decompressor:decompressor\|barrel_shifter_d2:barrel_shifter2 " "Elaborating entity \"barrel_shifter_d2\" for hierarchy \"decompressor:decompressor\|barrel_shifter_d2:barrel_shifter2\"" {  } { { "../src/decompressor.sv" "barrel_shifter2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_d decompressor:decompressor\|or_gate_d:or_gate " "Elaborating entity \"or_gate_d\" for hierarchy \"decompressor:decompressor\|or_gate_d:or_gate\"" {  } { { "../src/decompressor.sv" "or_gate" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 decompressor:decompressor\|mux2_1:mux2 " "Elaborating entity \"mux2_1\" for hierarchy \"decompressor:decompressor\|mux2_1:mux2\"" {  } { { "../src/decompressor.sv" "mux2" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_right decompressor:decompressor\|barrel_shifter_right:barrel_shifter1 " "Elaborating entity \"barrel_shifter_right\" for hierarchy \"decompressor:decompressor\|barrel_shifter_right:barrel_shifter1\"" {  } { { "../src/decompressor.sv" "barrel_shifter1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array decompressor:decompressor\|register_array:register_array1 " "Elaborating entity \"register_array\" for hierarchy \"decompressor:decompressor\|register_array:register_array1\"" {  } { { "../src/decompressor.sv" "register_array1" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/decompressor.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_dict fifo_dict:dictionary " "Elaborating entity \"fifo_dict\" for hierarchy \"fifo_dict:dictionary\"" {  } { { "../src/compressor_decompressor.sv" "dictionary" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/compressor_decompressor.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ptr_gen fifo_dict:dictionary\|fifo_ptr_gen:ptr_gen " "Elaborating entity \"fifo_ptr_gen\" for hierarchy \"fifo_dict:dictionary\|fifo_ptr_gen:ptr_gen\"" {  } { { "../src/fifo_dict.sv" "ptr_gen" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/fifo_dict.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_dual fifo_dict:dictionary\|reg_file_dual:rf_dual " "Elaborating entity \"reg_file_dual\" for hierarchy \"fifo_dict:dictionary\|reg_file_dual:rf_dual\"" {  } { { "../src/fifo_dict.sv" "rf_dual" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/fifo_dict.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746502798597 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1746502806437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/matching_length_reg.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/src/matching_length_reg.sv" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1746502806567 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1746502806567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/quartus/output_files/compressor_decompressor.map.smsg " "Generated suppressed messages file C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Combine/Combine/quartus/output_files/compressor_decompressor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1746502815421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746502815772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746502815772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10122 " "Implemented 10122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "198 " "Implemented 198 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746502816122 ""} { "Info" "ICUT_CUT_TM_OPINS" "258 " "Implemented 258 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746502816122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9666 " "Implemented 9666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746502816122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746502816122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746502816154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 10:40:16 2025 " "Processing ended: Tue May 06 10:40:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746502816154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746502816154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746502816154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746502816154 ""}
