
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001140                       # Number of seconds simulated
sim_ticks                                  1139732000                       # Number of ticks simulated
final_tick                               2255581504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26811792                       # Simulator instruction rate (inst/s)
host_op_rate                                 26811729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              311858394                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733388                       # Number of bytes of host memory used
host_seconds                                     3.65                       # Real time elapsed on the host
sim_insts                                    97987166                       # Number of instructions simulated
sim_ops                                      97987166                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       336640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       919424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1256064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       336640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        336640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       582464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          582464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    295367683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    806701926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1102069609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    295367683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        295367683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       511053476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            511053476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       511053476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    295367683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    806701926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1613123085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       19626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9101                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1255360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  580608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1256064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               582464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              489                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1139692000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.750493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.990429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.714261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2501     37.91%     37.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1734     26.28%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          776     11.76%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          372      5.64%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          239      3.62%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          150      2.27%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          121      1.83%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      1.20%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          625      9.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.116487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.260131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.327403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             25      4.48%      4.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           277     49.64%     54.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           146     26.16%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            62     11.11%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            27      4.84%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             9      1.61%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      0.90%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.36%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.36%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.36%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              493     88.35%     88.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.61%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      6.81%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      2.69%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.18%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           558                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    331809500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               699590750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   98075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16916.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35666.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1101.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       509.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1102.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    511.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15597                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39673.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 25673760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14008500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                75800400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               36599040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             74249760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            720620505                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50108250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              997060215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            876.881424                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     78424750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      37960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1020681500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 24101280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13150500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                76822200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               21980160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             74249760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            747001530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26967000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              984272430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            865.634990                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     40046250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1059060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1041334000     91.47%     91.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1448000      0.13%     91.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                95644000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1138426000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          779173500     68.44%     68.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            359245500     31.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22543                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.395688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.838266                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   249.161734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.026712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.973288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1190503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1190503                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       128458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          128458                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        56986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56986                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2051                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2051                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       185444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           185444                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       185444                       # number of overall hits
system.cpu.dcache.overall_hits::total          185444                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        32279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32279                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        69252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69252                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          586                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          586                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       101531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       101531                       # number of overall misses
system.cpu.dcache.overall_misses::total        101531                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1609866747                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1609866747                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4834003091                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4834003091                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     25235250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25235250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6443869838                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6443869838                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6443869838                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6443869838                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       160737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286975                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.200819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.200819                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.548583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.548583                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.353797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.353797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.353797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.353797                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49873.501255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49873.501255                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 69803.082813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69803.082813                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43063.566553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43063.566553                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 63467.018329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63467.018329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 63467.018329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63467.018329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       399721                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.855089                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13911                       # number of writebacks
system.cpu.dcache.writebacks::total             13911                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        19659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19659                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        59713                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59713                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          199                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        79372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        79372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79372                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12620                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9539                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          387                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          387                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22159                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    594644003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    594644003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    751818193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    751818193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     14265750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14265750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1346462196                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1346462196                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1346462196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1346462196                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.078513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.075564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.146758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.146758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.077216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.077216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077216                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47119.176149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47119.176149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 78815.200021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78815.200021                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 36862.403101                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36862.403101                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 60763.671465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60763.671465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 60763.671465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60763.671465                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             12181                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.992217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              254515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12181                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.894426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     4.809662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   251.182556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.018788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.981182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            672236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           672236                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150863                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150863                       # number of overall hits
system.cpu.icache.overall_hits::total          150863                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        14150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14150                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        14150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        14150                       # number of overall misses
system.cpu.icache.overall_misses::total         14150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    644495966                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    644495966                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    644495966                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    644495966                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    644495966                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    644495966                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       165013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       165013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       165013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165013                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.085751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.085751                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.085751                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.085751                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.085751                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.085751                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45547.418092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45547.418092                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45547.418092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45547.418092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45547.418092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45547.418092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.784314                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1966                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1966                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1966                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1966                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1966                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1966                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        12184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12184                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        12184                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12184                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        12184                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12184                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    526343273                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    526343273                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    526343273                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    526343273                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    526343273                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    526343273                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.073837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.073837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.073837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073837                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43199.546372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43199.546372                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43199.546372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43199.546372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43199.546372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43199.546372                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     19656                       # number of replacements
system.l2.tags.tagsinuse                  4020.393032                       # Cycle average of tags in use
system.l2.tags.total_refs                       18448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.938543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1703.491020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         46.015801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         58.368392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1055.870328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1156.647490                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.415891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.257781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.282385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981541                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976318                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    223734                       # Number of tag accesses
system.l2.tags.data_accesses                   223734                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         6918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6988                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13906                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13911                       # number of Writeback hits
system.l2.Writeback_hits::total                 13911                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1189                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6918                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8177                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15095                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6918                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8177                       # number of overall hits
system.l2.overall_hits::total                   15095                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5260                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6016                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11276                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8351                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5260                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14367                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19627                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5260                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14367                       # number of overall misses
system.l2.overall_misses::total                 19627                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    441301750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    520368000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       961669750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    728433750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     728433750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    441301750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1248801750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1690103500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    441301750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1248801750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1690103500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        12178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25182                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13911                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13911                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9540                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        12178                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34722                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        12178                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34722                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.431926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.462627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.447780                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.875367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875367                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.431926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.637287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565261                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.431926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.637287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565261                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83897.671103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86497.340426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85284.653246                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87227.128488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87227.128488                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83897.671103                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86921.538943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86111.147908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83897.671103                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86921.538943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86111.147908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9101                       # number of writebacks
system.l2.writebacks::total                      9101                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6016                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11276                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8351                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19627                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    375428750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    445239500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    820668250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    625129750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    625129750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    375428750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1070369250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1445798000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    375428750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1070369250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1445798000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.431926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.462627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.447780                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.875367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875367                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.431926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.637287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.431926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.637287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565261                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71374.287072                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74009.225399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72780.086023                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74856.873428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74856.873428                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71374.287072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74501.931510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73663.728537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71374.287072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74501.931510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73663.728537                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11276                       # Transaction distribution
system.membus.trans_dist::ReadResp              11275                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9101                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1838528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1838536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1838536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28730                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            70419000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          103851999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          245221                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       203730                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11353                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       169576                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83278                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.109544                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14414                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          520                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               209552                       # DTB read hits
system.switch_cpus.dtb.read_misses               3085                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61548                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136962                       # DTB write hits
system.switch_cpus.dtb.write_misses              1180                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25619                       # DTB write accesses
system.switch_cpus.dtb.data_hits               346514                       # DTB hits
system.switch_cpus.dtb.data_misses               4265                       # DTB misses
system.switch_cpus.dtb.data_acv                    86                       # DTB access violations
system.switch_cpus.dtb.data_accesses            87167                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60404                       # ITB hits
system.switch_cpus.itb.fetch_misses              1041                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61445                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2279464                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       433483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1276071                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              245221                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97692                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1283783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32404                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        34003                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            165013                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1767967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.721773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.043449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1529230     86.50%     86.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15573      0.88%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28470      1.61%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18328      1.04%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46478      2.63%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10381      0.59%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18481      1.05%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8337      0.47%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92689      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1767967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.107578                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.559812                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           330536                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1235640                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152002                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34897                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14891                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11632                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1348                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1080101                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4279                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14891                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           349000                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          530608                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       479647                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167270                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        226550                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1024551                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           921                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25633                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10547                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         155188                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       685614                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1311713                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1308417                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2879                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493747                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           191859                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31996                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3608                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            237903                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        30094                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19423                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             937855                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            906317                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1334                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       238190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18732                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1767967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.512632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.226895                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1396008     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       147860      8.36%     87.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        72644      4.11%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61693      3.49%     94.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47646      2.69%     97.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23570      1.33%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12176      0.69%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4360      0.25%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2010      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1767967                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1342      4.22%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18135     57.04%     61.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12315     38.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        522164     57.61%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          765      0.08%     57.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1248      0.14%     57.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       222075     24.50%     82.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140044     15.45%     97.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         906317                       # Type of FU issued
system.switch_cpus.iq.rate                   0.397601                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31792                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035078                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3604811                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1199772                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       835604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8915                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4692                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4215                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         932995                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4654                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7855                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        53846                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          985                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18349                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        44454                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14891                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          217116                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        278362                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       985309                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192206                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147150                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22065                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        276640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          985                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        14002                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        893522                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        213815                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12794                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19984                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               352390                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119221                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138575                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.391988                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 847010                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                839819                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404928                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541257                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.368428                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748125                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       235414                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12823                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1726864                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.429568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.360878                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1456597     84.35%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126286      7.31%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48743      2.82%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        20442      1.18%     95.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23499      1.36%     97.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8711      0.50%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7626      0.44%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6279      0.36%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28681      1.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1726864                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741806                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741806                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267161                       # Number of memory references committed
system.switch_cpus.commit.loads                138360                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98734                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712582                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433476     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142548     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129147     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741806                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28681                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2658190                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1995945                       # The number of ROB writes
system.switch_cpus.timesIdled                    7919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  511497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727130                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.134878                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.134878                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.318992                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.318992                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1178475                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          579561                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2779                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2499                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25517                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25188                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25187                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13911                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9540                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        59005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 83367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       779392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2333064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3112456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            48642                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48642    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48642                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38232500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19312222                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35968997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010122                       # Number of seconds simulated
sim_ticks                                 10122035500                       # Number of ticks simulated
final_tick                               2266811682000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               14845038                       # Simulator instruction rate (inst/s)
host_op_rate                                 14845008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1502236643                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737484                       # Number of bytes of host memory used
host_seconds                                     6.74                       # Real time elapsed on the host
sim_insts                                   100025204                       # Number of instructions simulated
sim_ops                                     100025204                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       628864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       672832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1301696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       628864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        628864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1824000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1824000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     62128215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     66472006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128600221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     62128215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62128215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       180200909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180200909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       180200909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     62128215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     66472006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            308801130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48468                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1296064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2226240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1301696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3101952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     88                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13696                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2045                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        46                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10121983000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    156                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.024976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.189527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.872387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4575     40.38%     40.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2765     24.40%     64.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1002      8.84%     73.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          456      4.02%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          296      2.61%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          179      1.58%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          134      1.18%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      0.93%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1819     16.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.831628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.148873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             546     50.79%     50.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             31      2.88%     53.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           153     14.23%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            96      8.93%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            73      6.79%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            44      4.09%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            40      3.72%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      2.79%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            20      1.86%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      1.30%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             8      0.74%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.37%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.56%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.19%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.28%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1075                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.358140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.601721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     70.331730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           961     89.40%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            38      3.53%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            19      1.77%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      0.56%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.09%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.09%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.19%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.47%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            5      0.47%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.56%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.37%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.09%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.09%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.09%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.19%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            4      0.37%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.09%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.37%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.09%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.09%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.09%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.19%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.09%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.09%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1075                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    388098226                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               767804476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  101255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19164.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37914.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       128.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     147106.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 93683520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 51117000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               222885000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              202901760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            807593280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2916452025                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4860595500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9155228085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            740.426028                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7924156314                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     338000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1862060936                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 90689760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 49483500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               234928200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              138393360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            807593280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2956590000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4825395000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9103073100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.207193                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7924285000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     338000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1861995000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       74                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5830                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1446     40.22%     40.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.67%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      11      0.31%     41.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2114     58.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3595                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1445     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.82%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       11      0.38%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1445     49.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2925                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9421619500     93.07%     93.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                17290000      0.17%     93.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5972500      0.06%     93.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               678197500      6.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          10123079500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999308                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.683538                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.813630                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.56%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          3     16.67%     27.78% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::17                         4     22.22%     55.56% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     77.78% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.56%     83.33% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.56%     88.89% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.56%     94.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   172      4.20%      4.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.22%      4.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3326     81.24%     85.66% # number of callpals executed
system.cpu.kern.callpal::rdps                     117      2.86%     88.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     88.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     88.57% # number of callpals executed
system.cpu.kern.callpal::rti                      234      5.72%     94.28% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      1.00%     95.29% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.36% # number of callpals executed
system.cpu.kern.callpal::rdunique                 189      4.62%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4094                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               376                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 200                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  30                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   200                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch_good::kernel     0.558511                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.693069                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1483739000     14.66%     14.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            334435500      3.30%     17.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8304905000     82.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      172                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             25286                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              372247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.721466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1826570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1826570                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       242852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          242852                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       122406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         122406                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         4858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4858                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5258                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5258                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       365258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           365258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       365258                       # number of overall hits
system.cpu.dcache.overall_hits::total          365258                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        33671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33671                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        40275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40275                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1001                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1001                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        73946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        73946                       # number of overall misses
system.cpu.dcache.overall_misses::total         73946                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1422738370                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1422738370                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2612826643                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2612826643                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     35169686                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     35169686                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4035565013                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4035565013                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4035565013                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4035565013                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       276523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       276523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       162681                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       162681                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5258                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5258                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       439204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       439204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       439204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       439204                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.121766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121766                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.247570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.247570                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.170848                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.170848                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.168364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.168364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.168364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.168364                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42254.116896                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42254.116896                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64874.652837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64874.652837                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35134.551449                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35134.551449                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 54574.486963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54574.486963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 54574.486963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54574.486963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       225194                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.220382                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          133                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13422                       # number of writebacks
system.cpu.dcache.writebacks::total             13422                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        15674                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15674                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        33741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33741                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          235                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          235                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        49415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        49415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49415                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        17997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17997                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6534                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          766                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          766                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        24531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        24531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24531                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    670910380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    670910380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    438532674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    438532674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     23133064                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23133064                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1109443054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1109443054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1109443054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1109443054                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     96360500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96360500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     80436000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     80436000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    176796500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    176796500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.065083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.040164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.130739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.055853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.055853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055853                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 37279.012058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37279.012058                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67115.499541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67115.499541                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 30199.822454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30199.822454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 45226.165016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45226.165016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 45226.165016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45226.165016                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201170.146138                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201170.146138                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181162.162162                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181162.162162                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 191545.503792                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 191545.503792                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             36010                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998311                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              246410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36010                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.842821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.998311                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1133477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1133477                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       235324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235324                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       235324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       235324                       # number of overall hits
system.cpu.icache.overall_hits::total          235324                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        39042                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39042                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        39042                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39042                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        39042                       # number of overall misses
system.cpu.icache.overall_misses::total         39042                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1354159410                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1354159410                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1354159410                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1354159410                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1354159410                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1354159410                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       274366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       274366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       274366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274366                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.142299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142299                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.142299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.142299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142299                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 34684.683418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34684.683418                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 34684.683418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34684.683418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 34684.683418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34684.683418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.703704                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3030                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3030                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3030                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3030                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3030                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3030                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        36012                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36012                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        36012                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36012                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        36012                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36012                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1161420643                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1161420643                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1161420643                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1161420643                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1161420643                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1161420643                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.131255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.131255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.131255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131255                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 32250.934216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32250.934216                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 32250.934216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32250.934216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 32250.934216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32250.934216                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20412                       # Transaction distribution
system.iobus.trans_dist::WriteResp                444                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1586                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279906                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               118000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116602601                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1402000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20069029                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5566982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5566982                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4335521590                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4335521590                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5566982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5566982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5566982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5566982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121021.347826                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121021.347826                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217123.477063                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217123.477063                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121021.347826                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121021.347826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121021.347826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121021.347826                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         39193                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5685                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.894107                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3156982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3156982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3297127648                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3297127648                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3156982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3156982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3156982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3156982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68630.043478                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165120.575321                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165120.575321                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68630.043478                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68630.043478                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20342                       # number of replacements
system.l2.tags.tagsinuse                  4042.070984                       # Cycle average of tags in use
system.l2.tags.total_refs                       23476                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.154065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      937.679725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          8.246062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1976.828404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1118.316794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.228926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.482624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.273027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986834                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988770                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    325881                       # Number of tag accesses
system.l2.tags.data_accesses                   325881                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        26160                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        12978                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39138                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13422                       # number of Writeback hits
system.l2.Writeback_hits::total                 13422                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         1780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1780                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         26160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14758                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40918                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        26160                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14758                       # number of overall hits
system.l2.overall_hits::total                   40918                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5783                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15609                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4745                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10528                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20354                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9826                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10528                       # number of overall misses
system.l2.overall_misses::total                 20354                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    850176832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    536382192                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1386559024                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    412023735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     412023735                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    850176832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    948405927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1798582759                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    850176832                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    948405927                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1798582759                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        35986                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        18761                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               54747                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13422                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13422                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         6525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6525                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        35986                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        25286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61272                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        35986                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        25286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61272                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.273051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.308246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.285112                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.727203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727203                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.273051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.416357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.273051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.416357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86523.186648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92751.546256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88830.740214                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86833.242360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86833.242360                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86523.186648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90084.149601                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88365.076103                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86523.186648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90084.149601                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88365.076103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8532                       # number of writebacks
system.l2.writebacks::total                      8532                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9826                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15609                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4745                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20354                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          444                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          444                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          923                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          923                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    726955668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    463792308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1190747976                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       232011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       232011                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    353243265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    353243265                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    726955668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    817035573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1543991241                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    726955668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    817035573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1543991241                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     89654500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     89654500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     74663500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     74663500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    164318000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    164318000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.273051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.308246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.285112                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.727203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.727203                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.273051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.416357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.273051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.416357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73982.868716                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80199.257825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76285.987315                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 21091.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21091.909091                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74445.366702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74445.366702                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73982.868716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77605.962481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75856.895008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73982.868716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77605.962481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75856.895008                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187170.146138                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187170.146138                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168161.036036                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168161.036036                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178026.002167                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178026.002167                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               16134                       # Transaction distribution
system.membus.trans_dist::ReadResp              16135                       # Transaction distribution
system.membus.trans_dist::WriteReq                444                       # Transaction distribution
system.membus.trans_dist::WriteResp               444                       # Transaction distribution
system.membus.trans_dist::Writeback             28500                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4730                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4730                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        51109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 111059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1847808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1849394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4405298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples             69848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   69848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               69848                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1600500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           268721600                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20235971                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          109999748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          360527                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       271093                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16852                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       237836                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          142163                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.773541                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           35170                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1267                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               323600                       # DTB read hits
system.switch_cpus.dtb.read_misses               2988                       # DTB read misses
system.switch_cpus.dtb.read_acv                    30                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            55083                       # DTB read accesses
system.switch_cpus.dtb.write_hits              179365                       # DTB write hits
system.switch_cpus.dtb.write_misses               881                       # DTB write misses
system.switch_cpus.dtb.write_acv                   71                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           30707                       # DTB write accesses
system.switch_cpus.dtb.data_hits               502965                       # DTB hits
system.switch_cpus.dtb.data_misses               3869                       # DTB misses
system.switch_cpus.dtb.data_acv                   101                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85790                       # DTB accesses
system.switch_cpus.itb.fetch_hits               66100                       # ITB hits
system.switch_cpus.itb.fetch_misses              5397                       # ITB misses
system.switch_cpus.itb.fetch_acv                  107                       # ITB acv
system.switch_cpus.itb.fetch_accesses           71497                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3917029                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1054581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1973638                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              360527                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       177333                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1227305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           51786                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                138                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       446547                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10796                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            274366                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2766569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.713388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.016447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2386868     86.28%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            32056      1.16%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            46106      1.67%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            31613      1.14%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62172      2.25%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23290      0.84%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34044      1.23%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            18231      0.66%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           132189      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2766569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.092041                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.503861                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           906184                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1511867                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            295710                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29450                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23358                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        25439                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2565                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1769780                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8392                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23358                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           927412                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          392631                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       931403                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            303229                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        188536                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1699835                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2253                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          12719                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15751                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         110125                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1182893                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2099091                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2097474                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1341                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        954921                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           227968                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        52074                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         6888                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            233171                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       325827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       192019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66218                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        34778                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1560744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        59318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1520715                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1671                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       298392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       140486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2766569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.549675                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.284209                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2149150     77.68%     77.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       245196      8.86%     86.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       125813      4.55%     91.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        95494      3.45%     94.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        76744      2.77%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35400      1.28%     98.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        23708      0.86%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9325      0.34%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5739      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2766569                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4263     10.34%     10.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.01%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          23537     57.07%     67.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13437     32.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        958691     63.04%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2497      0.16%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          559      0.04%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       343586     22.59%     85.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       183117     12.04%     97.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32221      2.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1520715                       # Type of FU issued
system.switch_cpus.iq.rate                   0.388232                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               41242                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.027120                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5844723                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1916775                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1457857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6189                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3391                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2864                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1558635                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3301                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15745                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65530                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1745                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        23402                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          526                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29218                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23358                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          229187                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        142599                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1651011                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        325827                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       192019                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        46649                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        140541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1745                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21422                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1504220                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        328445                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16495                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 30949                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               509308                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           220566                       # Number of branches executed
system.switch_cpus.iew.exec_stores             180863                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.384021                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1468702                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1460721                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            710190                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            918719                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.372916                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.773022                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       303387                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20147                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2712723                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.495171                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.481670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2236576     82.45%     82.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       220656      8.13%     90.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        85638      3.16%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        41586      1.53%     95.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28502      1.05%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17177      0.63%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11147      0.41%     97.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11730      0.43%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        59711      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2712723                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1343263                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1343263                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 428913                       # Number of memory references committed
system.switch_cpus.commit.loads                260296                       # Number of loads committed
system.switch_cpus.commit.membars                9933                       # Number of memory barriers committed
system.switch_cpus.commit.branches             196426                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2755                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1291224                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        24116                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21619      1.61%      1.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       846935     63.05%     64.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2380      0.18%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          525      0.04%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       270229     20.12%     85.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       169333     12.61%     97.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32221      2.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1343263                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         59711                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4277057                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3347387                       # The number of ROB writes
system.switch_cpus.timesIdled                   25464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1150460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             16327042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1321665                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1321665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.963708                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.963708                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.337415                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.337415                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1937654                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1063398                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1287                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1196                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           67148                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27563                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              55298                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             55271                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               444                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              444                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13422                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        20003                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        71999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        65880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2303168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2480050                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4783218                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20093                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            95703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.209492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.406948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  75654     79.05%     79.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20049     20.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           51471000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          55922357                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40219082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001658                       # Number of seconds simulated
sim_ticks                                  1658107000                       # Number of ticks simulated
final_tick                               2268469789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26611889                       # Simulator instruction rate (inst/s)
host_op_rate                                 26611829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              436762135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739532                       # Number of bytes of host memory used
host_seconds                                     3.80                       # Real time elapsed on the host
sim_insts                                   101027926                       # Number of instructions simulated
sim_ops                                     101027926                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       270720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       154176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             424896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       270720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        270720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       221824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          221824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3466                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    163270525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     92983143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             256253668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    163270525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        163270525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       133781475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133781475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       133781475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    163270525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     92983143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            390035142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5130                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 423296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  267520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  424896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               328320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   937                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              293                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1658092000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.551782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.903785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.514677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1432     47.69%     47.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          749     24.94%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          302     10.06%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          120      4.00%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      2.03%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      1.57%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      1.23%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.10%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          222      7.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3003                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.322581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.510986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              39     25.16%     25.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      2.58%     27.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             2      1.29%     29.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            11      7.10%     36.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             9      5.81%     41.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            17     10.97%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23     14.84%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            25     16.13%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      3.23%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      3.23%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.65%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      2.58%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      1.29%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      1.94%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      1.29%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      1.29%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.967742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.459741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     48.221273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23           137     88.39%     88.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             4      2.58%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             4      2.58%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      1.29%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.65%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.65%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.65%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.65%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.65%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.65%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.65%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           155                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     97270726                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               221283226                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   33070000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14706.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33456.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       255.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    256.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3307                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     140886.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                103541760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 56496000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               246838800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              213878880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            915916560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3339529965                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5484565500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10360767465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.825400                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1033359500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     567639500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                103511520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 56479500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               262111200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              154502640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            915916560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3413986785                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5419252500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10325760705                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.329071                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    983513500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     617757000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       26                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       4862                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1424     45.66%     45.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.32%     45.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.03%     46.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1684     53.99%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3119                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1424     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.35%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.03%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1424     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1367707500     82.74%     82.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7094500      0.43%     83.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  493500      0.03%     83.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               277771000     16.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1653066500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.845606                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.916640                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          2     20.00%     20.00% # number of syscalls executed
system.cpu.kern.syscall::4                          2     20.00%     40.00% # number of syscalls executed
system.cpu.kern.syscall::6                          1     10.00%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         1     10.00%     60.00% # number of syscalls executed
system.cpu.kern.syscall::71                         2     20.00%     80.00% # number of syscalls executed
system.cpu.kern.syscall::73                         1     10.00%     90.00% # number of syscalls executed
system.cpu.kern.syscall::74                         1     10.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     10                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                    32      0.70%      0.70% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1956     43.03%     43.73% # number of callpals executed
system.cpu.kern.callpal::rdps                      57      1.25%     44.98% # number of callpals executed
system.cpu.kern.callpal::rti                     1152     25.34%     70.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1121     24.66%     94.98% # number of callpals executed
system.cpu.kern.callpal::rdunique                 228      5.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4546                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1141                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  11                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1146                      
system.cpu.kern.mode_good::user                  1141                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch_good::kernel     0.976982                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.454545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.985806                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          659468500     39.89%     39.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            250297000     15.14%     55.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            743301000     44.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       32                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements              7715                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              339265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7715                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.974725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1404903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1404903                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       188988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188988                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       129642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129642                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         6077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6077                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         6172                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6172                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       318630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           318630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       318630                       # number of overall hits
system.cpu.dcache.overall_hits::total          318630                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         7759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7759                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        10381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10381                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          278                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          278                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        18140                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18140                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        18140                       # number of overall misses
system.cpu.dcache.overall_misses::total         18140                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    227080752                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    227080752                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    653662411                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    653662411                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10419000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    880743163                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    880743163                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    880743163                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    880743163                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       196747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       196747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       140023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       140023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         6172                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6172                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       336770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       336770                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       336770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       336770                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.039436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039436                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.074138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074138                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.043745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.053865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.053865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053865                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29266.754994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29266.754994                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62967.191118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62967.191118                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 37478.417266                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37478.417266                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48552.544818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48552.544818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48552.544818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48552.544818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        38702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               656                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.996951                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3860                       # number of writebacks
system.cpu.dcache.writebacks::total              3860                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         2064                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2064                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         8576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8576                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           62                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10640                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1805                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7500                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          141                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          141                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          311                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          311                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    159010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    111605489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111605489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      6387750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6387750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    270615489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    270615489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    270615489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    270615489                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     26662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     26662000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29649000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29649000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     56311000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     56311000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028946                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.033989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.033989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.022270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.022270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022270                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27920.983319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27920.983319                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61831.295845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61831.295845                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 29572.916667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29572.916667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36082.065200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36082.065200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36082.065200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36082.065200                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 189092.198582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189092.198582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174405.882353                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174405.882353                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 181064.308682                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 181064.308682                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             17159                       # number of replacements
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              157528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.180488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            720439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           720439                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       157118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157118                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       157118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       157118                       # number of overall hits
system.cpu.icache.overall_hits::total          157118                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        18702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18702                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        18702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        18702                       # number of overall misses
system.cpu.icache.overall_misses::total         18702                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    589085448                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    589085448                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    589085448                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    589085448                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    589085448                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    589085448                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       175820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       175820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       175820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       175820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       175820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       175820                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.106370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.106370                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.106370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.106370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.106370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.106370                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31498.526789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31498.526789                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31498.526789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31498.526789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31498.526789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31498.526789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          957                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1543                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1543                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1543                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1543                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        17159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17159                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        17159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        17159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17159                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    496813043                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    496813043                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    496813043                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    496813043                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    496813043                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    496813043                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.097594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.097594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.097594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.097594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.097594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.097594                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 28953.496299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28953.496299                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 28953.496299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28953.496299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 28953.496299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28953.496299                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   106496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 151                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1834                       # Transaction distribution
system.iobus.trans_dist::WriteResp                170                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           70                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   107212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                44000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               90000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              312000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9615149                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              452000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1688002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 1674                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1674                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15066                       # Number of tag accesses
system.iocache.tags.data_accesses               15066                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           10                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               10                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           10                       # number of demand (read+write) misses
system.iocache.demand_misses::total                10                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           10                       # number of overall misses
system.iocache.overall_misses::total               10                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1199992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1199992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    345024155                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    345024155                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1199992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1199992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1199992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1199992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           10                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             10                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           10                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              10                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           10                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             10                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119999.200000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119999.200000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 207346.246995                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 207346.246995                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2773                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  413                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1664                       # number of writebacks
system.iocache.writebacks::total                 1664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           10                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           10                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           10                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       671992                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       671992                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    258492159                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    258492159                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       671992                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       671992                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67199.200000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 155343.845553                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 155343.845553                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      6672                       # number of replacements
system.l2.tags.tagsinuse                  4052.912370                       # Cycle average of tags in use
system.l2.tags.total_refs                       22810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6672                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.418765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      914.346773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          7.752650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2318.302424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   811.510522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.223229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.565992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.198123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989481                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    123413                       # Number of tag accesses
system.l2.tags.data_accesses                   123413                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        12928                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4714                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17642                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3860                       # number of Writeback hits
system.l2.Writeback_hits::total                  3860                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   584                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         12928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5298                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18226                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        12928                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5298                       # number of overall hits
system.l2.overall_hits::total                   18226                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4230                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1197                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5427                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1221                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2418                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6648                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4230                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2418                       # number of overall misses
system.l2.overall_misses::total                  6648                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    343658524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    109122500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       452781024                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    103494242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     103494242                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    343658524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    212616742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        556275266                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    343658524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    212616742                       # number of overall miss cycles
system.l2.overall_miss_latency::total       556275266                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        17158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               23069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3860                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3860                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1805                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        17158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24874                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        17158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24874                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.246532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.202504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235251                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.676454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676454                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.246532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.313375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267267                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.246532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.313375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267267                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81243.149882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91163.324979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83431.181868                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84761.868960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84761.868960                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81243.149882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87930.827957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83675.581528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81243.149882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87930.827957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83675.581528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1802                       # number of writebacks
system.l2.writebacks::total                      1802                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5427                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1221                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6648                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          141                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          141                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          170                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          170                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          311                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          311                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    290671976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     94122500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    384794476                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     88398758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88398758                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    290671976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    182521258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    473193234                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    290671976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    182521258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    473193234                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     24688000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24688000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     27436500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     27436500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     52124500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     52124500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.246532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.202504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235251                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.676454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.676454                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.246532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.313375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267267                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.246532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.313375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267267                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68716.779196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78631.996658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70903.717708                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72398.655201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72398.655201                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68716.779196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75484.391232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71178.284296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68716.779196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75484.391232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71178.284296                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175092.198582                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 175092.198582                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 161391.176471                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161391.176471                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 167602.893891                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 167602.893891                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5578                       # Transaction distribution
system.membus.trans_dist::ReadResp               5577                       # Transaction distribution
system.membus.trans_dist::WriteReq                170                       # Transaction distribution
system.membus.trans_dist::WriteResp               170                       # Transaction distribution
system.membus.trans_dist::Writeback              3466                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1213                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1213                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       540224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       540860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  753852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples             12099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   12099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12099                       # Request fanout histogram
system.membus.reqLayer0.occupancy              565000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            34249716                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1719998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35927766                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          197147                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       140738                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         7356                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       130966                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81407                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     62.158881                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           20861                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          476                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               214616                       # DTB read hits
system.switch_cpus.dtb.read_misses                579                       # DTB read misses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            71027                       # DTB read accesses
system.switch_cpus.dtb.write_hits              153302                       # DTB write hits
system.switch_cpus.dtb.write_misses               137                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           41620                       # DTB write accesses
system.switch_cpus.dtb.data_hits               367918                       # DTB hits
system.switch_cpus.dtb.data_misses                716                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses           112647                       # DTB accesses
system.switch_cpus.itb.fetch_hits               75538                       # ITB hits
system.switch_cpus.itb.fetch_misses              2675                       # ITB misses
system.switch_cpus.itb.fetch_acv                   26                       # ITB acv
system.switch_cpus.itb.fetch_accesses           78213                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1918666                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       539809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1411896                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              197147                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       102268                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                718555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           27968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                337                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       191478                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         5046                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            175820                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          5515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1469702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.960668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.346676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1212414     82.49%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            20115      1.37%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            29908      2.03%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            22499      1.53%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            31321      2.13%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            11933      0.81%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            20014      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12549      0.85%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           108949      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1469702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.102752                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.735874                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           448402                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        799943                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            188923                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         19736                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          12698                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        21316                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1299                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1240904                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4245                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          12698                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           464448                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           98590                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       624282                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            194758                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles         74926                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1171582                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           756                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           7674                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1271                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          22896                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       818382                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1504426                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1461829                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        41161                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        721713                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps            96668                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        46642                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7810                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            179359                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       223828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       157618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        53334                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        15359                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1087153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        40782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1081509                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          528                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       125213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined        46796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1469702                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.735870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.459446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1025477     69.77%     69.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       196524     13.37%     83.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        75072      5.11%     88.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        63295      4.31%     92.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        49517      3.37%     95.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        30696      2.09%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        14903      1.01%     99.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9754      0.66%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         4464      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1469702                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1946      4.34%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            11      0.02%      4.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             5      0.01%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24185     53.88%     58.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18738     41.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          537      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        650877     60.18%     60.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1353      0.13%     60.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14126      1.31%     61.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         1666      0.15%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          869      0.08%     61.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         2660      0.25%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          294      0.03%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       227065     21.00%     83.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154083     14.25%     97.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        27979      2.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1081509                       # Type of FU issued
system.switch_cpus.iq.rate                   0.563678                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               44885                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041502                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3609077                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1214690                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1033533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        69056                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        39966                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        33507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1091033                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           34824                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        11190                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        26733                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1518                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        10101                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          177                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          868                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          12698                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           72823                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         25425                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1153177                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         3409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        223828                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       157618                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        30599                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         24804                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1518                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         2742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         8569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        11311                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1073530                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        215738                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7979                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 25242                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               369276                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           135784                       # Number of branches executed
system.switch_cpus.iew.exec_stores             153538                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.559519                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1069232                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1067040                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            474717                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            663192                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.556136                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.715806                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       131323                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        22668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        10932                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1445646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.706591                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.690748                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1076735     74.48%     74.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       174966     12.10%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        48954      3.39%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        49675      3.44%     93.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        25066      1.73%     95.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         9008      0.62%     95.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        12800      0.89%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        10058      0.70%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        38384      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1445646                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1021481                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1021481                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 344613                       # Number of memory references committed
system.switch_cpus.commit.loads                197096                       # Number of loads committed
system.switch_cpus.commit.membars                9520                       # Number of memory barriers committed
system.switch_cpus.commit.branches             128062                       # Number of branches committed
system.switch_cpus.commit.fp_insts              31804                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            957852                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        15169                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        19296      1.89%      1.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       600275     58.77%     60.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1281      0.13%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13024      1.28%     62.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         1639      0.16%     62.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          860      0.08%     62.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult         2625      0.26%     62.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          294      0.03%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       206616     20.23%     82.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147592     14.45%     97.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        27979      2.74%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1021481                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         38384                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2555947                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2329702                       # The number of ROB writes
system.switch_cpus.timesIdled                   11649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  448964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1397548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1002722                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1002722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.913458                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.913458                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.522614                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.522614                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1399598                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          746517                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             37446                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            26659                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           84773                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33004                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              23221                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23218                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               170                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              170                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3860                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1805                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        34317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 54239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1098112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       741948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1840060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1683                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.054492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29046     94.55%     94.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1674      5.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30720                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18468000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          26562203                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12134508                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001330                       # Number of seconds simulated
sim_ticks                                  1330200000                       # Number of ticks simulated
final_tick                               2269799989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               24311160                       # Simulator instruction rate (inst/s)
host_op_rate                                 24311108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              317441994                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739532                       # Number of bytes of host memory used
host_seconds                                     4.19                       # Real time elapsed on the host
sim_insts                                   101872390                       # Number of instructions simulated
sim_ops                                     101872390                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       390272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       943488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1333760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       390272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        390272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       413312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          413312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        14742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6458                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    293393475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    709282815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1002676289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    293393475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        293393475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       310714178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310714178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       310714178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    293393475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    709282815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1313390468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6458                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1329728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  413312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1333760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               413312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              229                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1330282000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.240552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.123130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.953063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2852     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1722     25.82%     68.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          647      9.70%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          314      4.71%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          187      2.80%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          136      2.04%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          108      1.62%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           80      1.20%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          622      9.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.641414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.919402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.994381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.51%      0.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            54     13.64%     14.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            67     16.92%     31.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70     17.68%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      9.34%     58.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            28      7.07%     65.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      7.32%     72.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            18      4.55%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            19      4.80%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            17      4.29%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      1.52%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      2.27%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      1.52%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.76%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      2.53%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      1.52%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      1.26%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      1.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.51%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           396                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.308081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              341     86.11%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.76%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      9.85%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           396                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    320165750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               709734500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  103885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15409.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34159.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       999.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1002.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4514                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      48731.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                125881560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68685375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               317350800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              236630160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1002880320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4118265675                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5600333250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            11470027140                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            747.002125                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    187007000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1099981750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                131430600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 71713125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               353808000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              173288160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1002880320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4223835945                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5507727750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11464683900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.654139                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    140479000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1146170750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3190                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      666     45.71%     45.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.55%     46.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.14%     46.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     781     53.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       664     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.60%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.15%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      664     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1338                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1128289000     84.58%     84.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5773000      0.43%     85.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2032500      0.15%     85.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               197912500     14.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1334007000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996997                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.850192                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.918325                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.17%      4.17% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.33%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          4     16.67%     29.17% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.33%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.17%     41.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.17%     45.83% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.17%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.17%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.17%     70.83% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.17%     75.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.83%     95.83% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.17%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     24                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      6.98%      6.98% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.36%      7.34% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1248     75.14%     82.48% # number of callpals executed
system.cpu.kern.callpal::rdps                      12      0.72%     83.20% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.06%     83.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.06%     83.32% # number of callpals executed
system.cpu.kern.callpal::rti                      199     11.98%     95.30% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      2.41%     97.71% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.54%     98.25% # number of callpals executed
system.cpu.kern.callpal::rdunique                  29      1.75%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1661                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               315                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.593651                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745020                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          924064000     69.27%     69.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            409943000     30.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             24114                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              222212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.118260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1331506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1331506                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       146166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          146166                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        68231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68231                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2484                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2484                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2730                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2730                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       214397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       214397                       # number of overall hits
system.cpu.dcache.overall_hits::total          214397                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        35906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35906                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        70722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70722                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          608                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          608                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       106628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       106628                       # number of overall misses
system.cpu.dcache.overall_misses::total        106628                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1823721997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1823721997                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4706758521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4706758521                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29110250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29110250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        33501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6530480518                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6530480518                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6530480518                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6530480518                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       182072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       182072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       138953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       138953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2731                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2731                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       321025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       321025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       321025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       321025                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.197208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197208                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.508963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.508963                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.196636                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.196636                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000366                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000366                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.332149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.332149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.332149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.332149                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50791.566785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50791.566785                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66552.961186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66552.961186                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 47878.700658                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47878.700658                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        33501                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        33501                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 61245.456334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61245.456334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 61245.456334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61245.456334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       390011                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8002                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.739190                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14433                       # number of writebacks
system.cpu.dcache.writebacks::total             14433                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        21967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21967                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        60942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60942                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          211                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82909                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        13939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13939                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9780                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        23719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        23719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23719                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    645541503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    645541503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    729207970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    729207970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1374749473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1374749473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1374749473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1374749473                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29959500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29959500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97407000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97407000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.076558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.076558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.070384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.128396                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.128396                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000366                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.073885                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073885                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.073885                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073885                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46311.894899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46311.894899                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 74561.142127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74561.142127                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 39668.765743                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39668.765743                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        31999                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        31999                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57959.841182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57959.841182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57959.841182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57959.841182                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223578.358209                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223578.358209                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224440.092166                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224440.092166                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             15535                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.966317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              173251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.971503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   255.966317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            775391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           775391                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       172325                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          172325                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       172325                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           172325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       172325                       # number of overall hits
system.cpu.icache.overall_hits::total          172325                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        17637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17637                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        17637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        17637                       # number of overall misses
system.cpu.icache.overall_misses::total         17637                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    733081223                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    733081223                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    733081223                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    733081223                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    733081223                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    733081223                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       189962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       189962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       189962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189962                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.092845                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.092845                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.092845                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.092845                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.092845                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.092845                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 41564.961331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41564.961331                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 41564.961331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41564.961331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 41564.961331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41564.961331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.410256                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2094                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2094                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2094                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2094                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2094                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2094                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        15543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15543                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        15543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        15543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15543                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    610931269                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    610931269                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    610931269                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    610931269                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    610931269                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610931269                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.081822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.081822                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081822                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.081822                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081822                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39305.878466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39305.878466                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 39305.878466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39305.878466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 39305.878466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39305.878466                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20856                       # number of replacements
system.l2.tags.tagsinuse                  4029.708543                       # Cycle average of tags in use
system.l2.tags.total_refs                       54918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.209713                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1131.937634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          5.965057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1678.183711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1212.622140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.276352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.409713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.296050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    246915                       # Number of tag accesses
system.l2.tags.data_accesses                   246915                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         9434                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7929                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17363                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14433                       # number of Writeback hits
system.l2.Writeback_hits::total                 14433                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1443                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          9434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9372                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18806                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         9434                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9372                       # number of overall hits
system.l2.overall_hits::total                   18806                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6098                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6404                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12502                       # number of ReadReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8338                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14742                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20840                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6098                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14742                       # number of overall misses
system.l2.overall_misses::total                 20840                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    496068750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    561769750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1057838500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    702728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     702728500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    496068750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1264498250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1760567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    496068750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1264498250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1760567000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        15532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        14333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14433                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14433                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9781                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        15532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        24114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39646                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        15532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        24114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39646                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.392609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.446801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.418617                       # miss rate for ReadReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.852469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852469                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.392609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.611346                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525652                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.392609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.611346                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525652                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81349.417842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87721.697377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84613.541833                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84280.223075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84280.223075                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81349.417842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85775.217067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84480.182342                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81349.417842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85775.217067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84480.182342                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6458                       # number of writebacks
system.l2.writebacks::total                      6458                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12502                       # number of ReadReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8338                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20840                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    419648750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    481583250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    901232000                       # number of ReadReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    599538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    599538500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    419648750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1081121750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1500770500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    419648750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1081121750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1500770500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28217500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28217500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91465000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91465000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.392609                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.446801                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.418617                       # mshr miss rate for ReadReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.852469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852469                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.392609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.611346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.392609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.611346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525652                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68817.440144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75200.382573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72087.026076                       # average ReadReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71904.353562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71904.353562                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68817.440144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73336.165378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72013.939539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68817.440144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73336.165378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72013.939539                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210825                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210825                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210578.358209                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210578.358209                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210748.847926                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210748.847926                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12802                       # Transaction distribution
system.membus.trans_dist::ReadResp              12802                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              6458                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8338                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8338                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1747072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1747632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1747632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             27733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   27733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27733                       # Request fanout histogram
system.membus.reqLayer0.occupancy              672000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            58749500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          111221999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          243326                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       191862                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11942                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       162440                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          103462                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     63.692440                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           18791                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          548                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               233318                       # DTB read hits
system.switch_cpus.dtb.read_misses               2934                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            73577                       # DTB read accesses
system.switch_cpus.dtb.write_hits              150439                       # DTB write hits
system.switch_cpus.dtb.write_misses              1107                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31677                       # DTB write accesses
system.switch_cpus.dtb.data_hits               383757                       # DTB hits
system.switch_cpus.dtb.data_misses               4041                       # DTB misses
system.switch_cpus.dtb.data_acv                    72                       # DTB access violations
system.switch_cpus.dtb.data_accesses           105254                       # DTB accesses
system.switch_cpus.itb.fetch_hits               71750                       # ITB hits
system.switch_cpus.itb.fetch_misses              2334                       # ITB misses
system.switch_cpus.itb.fetch_acv                   50                       # ITB acv
system.switch_cpus.itb.fetch_accesses           74084                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2660400                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       531149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1392662                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              243326                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       122253                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1309253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           35940                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                108                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       198119                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            189963                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2057598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.676839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.961173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1788256     86.91%     86.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            18686      0.91%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            35087      1.71%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            23324      1.13%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            51506      2.50%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            13809      0.67%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            22465      1.09%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            11749      0.57%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92716      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2057598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.091462                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.523478                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           425852                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1400222                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            178187                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         36770                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          16567                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        14594                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1428                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1216571                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4168                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          16567                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           446107                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          549465                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       621126                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            193523                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        230810                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1160468                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1146                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28524                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17273                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         149436                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       778189                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1474270                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1470691                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3132                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        577760                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           200426                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        34655                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3846                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            246182                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       218083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       161156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        43659                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        29203                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1062783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        31405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1026924                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1265                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       249726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       142390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        20886                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2057598                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.499089                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.216311                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1636157     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       167747      8.15%     87.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        83216      4.04%     91.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        69556      3.38%     95.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        53284      2.59%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        25469      1.24%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        14100      0.69%     99.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         5556      0.27%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2513      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2057598                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2328      6.60%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19801     56.10%     62.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13166     37.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        601745     58.60%     58.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          771      0.08%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1306      0.13%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            5      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       247093     24.06%     82.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       153677     14.96%     97.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        21586      2.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1026924                       # Type of FU issued
system.switch_cpus.iq.rate                   0.386004                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               35295                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034370                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4138178                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1340038                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       955576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9827                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5021                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4628                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1056586                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5140                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         9873                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        56530                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1180                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        19139                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          326                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43930                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          16567                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          236310                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        271794                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1117115                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        218083                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       161156                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        24466                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        269491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1180                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         5470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        14782                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1013860                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        237477                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13063                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 22927                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               389440                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           142042                       # Number of branches executed
system.switch_cpus.iew.exec_stores             151963                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.381093                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 967639                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                960204                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            468454                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            624975                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.360925                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.749556                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       246579                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        10519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        13729                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2014887                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.427768                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.373713                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1707430     84.74%     84.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       141929      7.04%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        54972      2.73%     94.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        23437      1.16%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24994      1.24%     96.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        10528      0.52%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8982      0.45%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         7707      0.38%     98.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        34908      1.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2014887                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       861905                       # Number of instructions committed
system.switch_cpus.commit.committedOps         861905                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 303570                       # Number of memory references committed
system.switch_cpus.commit.loads                161553                       # Number of loads committed
system.switch_cpus.commit.membars                5364                       # Number of memory barriers committed
system.switch_cpus.commit.branches             121075                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4403                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            826999                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        11884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        17933      2.08%      2.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       510813     59.27%     61.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          727      0.08%     61.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.15%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.03%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       166917     19.37%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       142381     16.52%     97.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        21586      2.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       861905                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         34908                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3068215                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2260006                       # The number of ROB writes
system.switch_cpus.timesIdled                   10472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  602802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              844464                       # Number of Instructions Simulated
system.switch_cpus.committedOps                844464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.150401                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.150401                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.317420                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.317420                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1327972                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          666170                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3034                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2774                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           28735                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          16947                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30176                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30176                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9781                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        31075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        63535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       994048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2467568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3461616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              11                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54527    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54527                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           41763500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24530978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38749498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
