{
    "code": "```verilog\nmodule TopModule (\n    logic clk,\n    logic d,\n    logic q\n);\n    always @(posedge clk) begin\n        q <= d;\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}