----------------------------------------------------------------------------------
-- Company	:
-- Engineer	: {{NAME}}
-- Create Date	: {{YEAR}}
-- Design Name	: {{FILENAME}}.vhd
-- Module Name	: {{FILENAME}}
-- Description	:
-- Revision	:
-- Comments	:
----------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity {{FILENAME}} is
	generic (
	);
	port (
		--! generic input
		clk_i               : in std_logic;
		srst_i              : in std_logic
	);
end {{FILENAME}};

architecture rtl of {{FILENAME}} is

	
begin

	

end rtl;
