// Copyright 2021 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef SRC_DEVICES_LIB_BROADCOM_INCLUDE_SOC_BCM2835_CLK_H_
#define SRC_DEVICES_LIB_BROADCOM_INCLUDE_SOC_BCM2835_CLK_H_

enum {
  BCM2835_PLLA = 1,
  BCM2835_PLLB,
  BCM2835_PLLC,
  BCM2835_PLLD,
  BCM2835_PLLH,

  BCM2835_PLLA_CORE,
  BCM2835_PLLA_PER,
  BCM2835_PLLB_ARM,
  BCM2835_PLLC_CORE0,
  BCM2835_PLLC_CORE1,
  BCM2835_PLLC_CORE2,
  BCM2835_PLLC_PER,
  BCM2835_PLLD_CORE,
  BCM2835_PLLD_PER,
  BCM2835_PLLH_RCAL,
  BCM2835_PLLH_AUX,
  BCM2835_PLLH_PIX,

  BCM2835_CLOCK_TIMER,
  BCM2835_CLOCK_OTP,
  BCM2835_CLOCK_UART,
  BCM2835_CLOCK_VPU,
  BCM2835_CLOCK_V3D,
  BCM2835_CLOCK_ISP,
  BCM2835_CLOCK_H264,
  BCM2835_CLOCK_VEC,
  BCM2835_CLOCK_HSM,
  BCM2835_CLOCK_SDRAM,
  BCM2835_CLOCK_TSENS,
  BCM2835_CLOCK_EMMC,
  BCM2835_CLOCK_PWM,
  BCM2835_CLOCK_PCM,

  BCM2835_PLLA_DSI0,
  BCM2835_PLLA_CCP2,
  BCM2835_PLLD_DSI0,
  BCM2835_PLLD_DSI1,

  BCM2835_CLOCK_AVEO,
  BCM2835_CLOCK_DFT,
  BCM2835_CLOCK_GP0,
  BCM2835_CLOCK_GP1,
  BCM2835_CLOCK_GP2,
  BCM2835_CLOCK_SLIM,
  BCM2835_CLOCK_SMI,
  BCM2835_CLOCK_TEC,
  BCM2835_CLOCK_DPI,
  BCM2835_CLOCK_CAM0,
  BCM2835_CLOCK_CAM1,
  BCM2835_CLOCK_DSI0E,
  BCM2835_CLOCK_DSI1E,
  BCM2835_CLOCK_DSI0P,
  BCM2835_CLOCK_DSI1P,

  BCM2711_CLOCK_EMMC2,

  RPI_FIRMWARE_CLK_EMMC,
  RPI_FIRMWARE_CLK_UART,
  RPI_FIRMWARE_CLK_ARM,
  RPI_FIRMWARE_CLK_CORE,
  RPI_FIRMWARE_CLK_V3D,
  RPI_FIRMWARE_CLK_H264,
  RPI_FIRMWARE_CLK_ISP,
  RPI_FIRMWARE_CLK_SDRAM,
  RPI_FIRMWARE_CLK_PIXEL,
  RPI_FIRMWARE_CLK_PWM,
  RPI_FIRMWARE_CLK_HEVC,
  RPI_FIRMWARE_CLK_EMMC2,
  RPI_FIRMWARE_CLK_M2MC,
  RPI_FIRMWARE_CLK_PIXEL_BVB,

  BCM2835_CLOCK_COUNT
};

#endif  // SRC_DEVICES_LIB_BROADCOM_INCLUDE_SOC_BCM2835_CLK_H_
