{"vcs1":{"timestamp_begin":1730698568.072002343, "rt":1.75, "ut":0.62, "st":0.30}}
{"vcselab":{"timestamp_begin":1730698569.901719807, "rt":1.26, "ut":0.22, "st":0.18}}
{"link":{"timestamp_begin":1730698571.239925785, "rt":0.45, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730698567.373506275}
{"VCS_COMP_START_TIME": 1730698567.373506275}
{"VCS_COMP_END_TIME": 1730698616.916074525}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331000}}
{"stitch_vcselab": {"peak_mem": 223360}}
