|FlappyBird
VGA_HS <= VGA_SYNC:inst.horiz_sync_out
CLOCK_50 => pll:inst2.refclk
KEY[0] => pipes:inst3.pb1
KEY[1] => pipes:inst3.pb2
KEY[1] => flappy_bird:inst1.pb2
KEY[2] => flappy_bird:inst1.pause_button
KEY[3] => inst18.IN0
PS2_DAT <> MOUSE:inst5.mouse_data
PS2_CLK <> MOUSE:inst5.mouse_clk
SW[2] => collisions:inst9.enable
SW[2] => LEDR[2].DATAIN
VGA_VS <= vertical_sync.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= scoreTracker:inst7.second_out[0]
HEX0[1] <= scoreTracker:inst7.second_out[1]
HEX0[2] <= scoreTracker:inst7.second_out[2]
HEX0[3] <= scoreTracker:inst7.second_out[3]
HEX0[4] <= scoreTracker:inst7.second_out[4]
HEX0[5] <= scoreTracker:inst7.second_out[5]
HEX0[6] <= scoreTracker:inst7.second_out[6]
HEX1[0] <= scoreTracker:inst7.tens_out[0]
HEX1[1] <= scoreTracker:inst7.tens_out[1]
HEX1[2] <= scoreTracker:inst7.tens_out[2]
HEX1[3] <= scoreTracker:inst7.tens_out[3]
HEX1[4] <= scoreTracker:inst7.tens_out[4]
HEX1[5] <= scoreTracker:inst7.tens_out[5]
HEX1[6] <= scoreTracker:inst7.tens_out[6]
HEX2[0] <= scoreTracker:inst7.mins_out[0]
HEX2[1] <= scoreTracker:inst7.mins_out[1]
HEX2[2] <= scoreTracker:inst7.mins_out[2]
HEX2[3] <= scoreTracker:inst7.mins_out[3]
HEX2[4] <= scoreTracker:inst7.mins_out[4]
HEX2[5] <= scoreTracker:inst7.mins_out[5]
HEX2[6] <= scoreTracker:inst7.mins_out[6]
LEDR[0] <= MOUSE:inst5.left_button
LEDR[1] <= reset_after_collision.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_SYNC:inst.blue_out
VGA_G[3] <= VGA_SYNC:inst.green_out
VGA_R[3] <= VGA_SYNC:inst.red_out


|FlappyBird|VGA_SYNC:inst
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pll:inst2
refclk => pll_0002:pll_inst.refclk
rst => pll_0002:pll_inst.rst
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|FlappyBird|pll:inst2|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|FlappyBird|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|FlappyBird|renderer:inst8
clk => ~NO_FANOUT~
pipe_on => process_0.IN0
pipe_on2 => process_0.IN1
pipe_on3 => process_0.IN1
pipe_on4 => process_0.IN1
bird_on => red_out.OUTPUTSELECT
bird_on => green_out.OUTPUTSELECT
bird_on => blue_out.OUTPUTSELECT
ground_on => red_out.OUTPUTSELECT
ground_on => green_out.OUTPUTSELECT
ground_on => blue_out.OUTPUTSELECT
blackbar => blue_out.OUTPUTSELECT
blackbar => green_out.DATAA
rom_hearts => red_out.OUTPUTSELECT
rom_hearts => green_out.OUTPUTSELECT
rom_hearts => blue_out.OUTPUTSELECT
rom_mode => red_out.OUTPUTSELECT
rom_mode => green_out.OUTPUTSELECT
rom_mode => blue_out.OUTPUTSELECT
rom_scoreval => red_out.OUTPUTSELECT
rom_scoreval => green_out.OUTPUTSELECT
rom_scoreval => blue_out.OUTPUTSELECT
rom_score => red_out.DATAA
rom_score => green_out.OUTPUTSELECT
rom_score => blue_out.OUTPUTSELECT
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pipes:inst3
pb1 => ~NO_FANOUT~
pb2 => ~NO_FANOUT~
clk => ~NO_FANOUT~
vert_sync => lfsr:lfsr_inst.clk
vert_sync => pipe4_y_pos[0].CLK
vert_sync => pipe4_y_pos[1].CLK
vert_sync => pipe4_y_pos[2].CLK
vert_sync => pipe4_y_pos[3].CLK
vert_sync => pipe4_y_pos[4].CLK
vert_sync => pipe4_y_pos[5].CLK
vert_sync => pipe4_y_pos[6].CLK
vert_sync => pipe4_y_pos[7].CLK
vert_sync => pipe4_y_pos[8].CLK
vert_sync => pipe4_y_pos[9].CLK
vert_sync => pipe3_y_pos[0].CLK
vert_sync => pipe3_y_pos[1].CLK
vert_sync => pipe3_y_pos[2].CLK
vert_sync => pipe3_y_pos[3].CLK
vert_sync => pipe3_y_pos[4].CLK
vert_sync => pipe3_y_pos[5].CLK
vert_sync => pipe3_y_pos[6].CLK
vert_sync => pipe3_y_pos[7].CLK
vert_sync => pipe3_y_pos[8].CLK
vert_sync => pipe3_y_pos[9].CLK
vert_sync => pipe2_y_pos[0].CLK
vert_sync => pipe2_y_pos[1].CLK
vert_sync => pipe2_y_pos[2].CLK
vert_sync => pipe2_y_pos[3].CLK
vert_sync => pipe2_y_pos[4].CLK
vert_sync => pipe2_y_pos[5].CLK
vert_sync => pipe2_y_pos[6].CLK
vert_sync => pipe2_y_pos[7].CLK
vert_sync => pipe2_y_pos[8].CLK
vert_sync => pipe2_y_pos[9].CLK
vert_sync => pipe_y_pos[0].CLK
vert_sync => pipe_y_pos[1].CLK
vert_sync => pipe_y_pos[2].CLK
vert_sync => pipe_y_pos[3].CLK
vert_sync => pipe_y_pos[4].CLK
vert_sync => pipe_y_pos[5].CLK
vert_sync => pipe_y_pos[6].CLK
vert_sync => pipe_y_pos[7].CLK
vert_sync => pipe_y_pos[8].CLK
vert_sync => pipe_y_pos[9].CLK
vert_sync => initial.CLK
vert_sync => pipe4_x_pos[0].CLK
vert_sync => pipe4_x_pos[1].CLK
vert_sync => pipe4_x_pos[2].CLK
vert_sync => pipe4_x_pos[3].CLK
vert_sync => pipe4_x_pos[4].CLK
vert_sync => pipe4_x_pos[5].CLK
vert_sync => pipe4_x_pos[6].CLK
vert_sync => pipe4_x_pos[7].CLK
vert_sync => pipe4_x_pos[8].CLK
vert_sync => pipe4_x_pos[9].CLK
vert_sync => pipe4_x_pos[10].CLK
vert_sync => pipe3_x_pos[0].CLK
vert_sync => pipe3_x_pos[1].CLK
vert_sync => pipe3_x_pos[2].CLK
vert_sync => pipe3_x_pos[3].CLK
vert_sync => pipe3_x_pos[4].CLK
vert_sync => pipe3_x_pos[5].CLK
vert_sync => pipe3_x_pos[6].CLK
vert_sync => pipe3_x_pos[7].CLK
vert_sync => pipe3_x_pos[8].CLK
vert_sync => pipe3_x_pos[9].CLK
vert_sync => pipe3_x_pos[10].CLK
vert_sync => pipe2_x_pos[0].CLK
vert_sync => pipe2_x_pos[1].CLK
vert_sync => pipe2_x_pos[2].CLK
vert_sync => pipe2_x_pos[3].CLK
vert_sync => pipe2_x_pos[4].CLK
vert_sync => pipe2_x_pos[5].CLK
vert_sync => pipe2_x_pos[6].CLK
vert_sync => pipe2_x_pos[7].CLK
vert_sync => pipe2_x_pos[8].CLK
vert_sync => pipe2_x_pos[9].CLK
vert_sync => pipe2_x_pos[10].CLK
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => prevCount[0].CLK
vert_sync => prevCount[1].CLK
vert_sync => prevCount[2].CLK
vert_sync => prevCount[3].CLK
vert_sync => prevCount[4].CLK
vert_sync => prevCount[5].CLK
vert_sync => prevCount[6].CLK
vert_sync => prevCount[7].CLK
vert_sync => prevCount[8].CLK
vert_sync => prevCount[9].CLK
vert_sync => prevCount[10].CLK
vert_sync => prevCount[11].CLK
vert_sync => prevCount[12].CLK
vert_sync => prevCount[13].CLK
vert_sync => prevCount[14].CLK
vert_sync => prevCount[15].CLK
vert_sync => prevCount[16].CLK
vert_sync => prevCount[17].CLK
vert_sync => prevCount[18].CLK
vert_sync => prevCount[19].CLK
vert_sync => prevCount[20].CLK
vert_sync => prevCount[21].CLK
vert_sync => prevCount[22].CLK
vert_sync => prevCount[23].CLK
vert_sync => prevCount[24].CLK
vert_sync => prevCount[25].CLK
vert_sync => prevCount[26].CLK
vert_sync => prevCount[27].CLK
vert_sync => prevCount[28].CLK
vert_sync => prevCount[29].CLK
vert_sync => prevCount[30].CLK
vert_sync => prevCount[31].CLK
vert_sync => \move_pipe:speed[0].CLK
vert_sync => \move_pipe:speed[1].CLK
vert_sync => \move_pipe:speed[2].CLK
vert_sync => \move_pipe:speed[3].CLK
vert_sync => \move_pipe:speed[4].CLK
vert_sync => \move_pipe:speed[5].CLK
vert_sync => \move_pipe:speed[6].CLK
vert_sync => \move_pipe:speed[7].CLK
vert_sync => \move_pipe:speed[8].CLK
vert_sync => \move_pipe:speed[9].CLK
vert_sync => \move_pipe:speed[10].CLK
stop => move_pipe.IN1
stop => lfsr:lfsr_inst.rst
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe2_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe3_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => pipe4_x_pos.OUTPUTSELECT
stop => initial.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe2_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe3_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
stop => pipe4_y_pos.OUTPUTSELECT
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN10
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan9.IN10
pixel_row[0] => LessThan12.IN20
pixel_row[0] => LessThan13.IN10
pixel_row[0] => LessThan16.IN20
pixel_row[0] => LessThan17.IN10
pixel_row[0] => LessThan18.IN20
pixel_row[0] => LessThan19.IN20
pixel_row[0] => LessThan22.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN9
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan9.IN9
pixel_row[1] => LessThan12.IN19
pixel_row[1] => LessThan13.IN9
pixel_row[1] => LessThan16.IN19
pixel_row[1] => LessThan17.IN9
pixel_row[1] => LessThan18.IN19
pixel_row[1] => LessThan19.IN19
pixel_row[1] => LessThan22.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN8
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan9.IN8
pixel_row[2] => LessThan12.IN18
pixel_row[2] => LessThan13.IN8
pixel_row[2] => LessThan16.IN18
pixel_row[2] => LessThan17.IN8
pixel_row[2] => LessThan18.IN18
pixel_row[2] => LessThan19.IN18
pixel_row[2] => LessThan22.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN7
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan9.IN7
pixel_row[3] => LessThan12.IN17
pixel_row[3] => LessThan13.IN7
pixel_row[3] => LessThan16.IN17
pixel_row[3] => LessThan17.IN7
pixel_row[3] => LessThan18.IN17
pixel_row[3] => LessThan19.IN17
pixel_row[3] => LessThan22.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN6
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan9.IN6
pixel_row[4] => LessThan12.IN16
pixel_row[4] => LessThan13.IN6
pixel_row[4] => LessThan16.IN16
pixel_row[4] => LessThan17.IN6
pixel_row[4] => LessThan18.IN16
pixel_row[4] => LessThan19.IN16
pixel_row[4] => LessThan22.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN5
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan9.IN5
pixel_row[5] => LessThan12.IN15
pixel_row[5] => LessThan13.IN5
pixel_row[5] => LessThan16.IN15
pixel_row[5] => LessThan17.IN5
pixel_row[5] => LessThan18.IN15
pixel_row[5] => LessThan19.IN15
pixel_row[5] => LessThan22.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN4
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan9.IN4
pixel_row[6] => LessThan12.IN14
pixel_row[6] => LessThan13.IN4
pixel_row[6] => LessThan16.IN14
pixel_row[6] => LessThan17.IN4
pixel_row[6] => LessThan18.IN14
pixel_row[6] => LessThan19.IN14
pixel_row[6] => LessThan22.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN3
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan9.IN3
pixel_row[7] => LessThan12.IN13
pixel_row[7] => LessThan13.IN3
pixel_row[7] => LessThan16.IN13
pixel_row[7] => LessThan17.IN3
pixel_row[7] => LessThan18.IN13
pixel_row[7] => LessThan19.IN13
pixel_row[7] => LessThan22.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN2
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan9.IN2
pixel_row[8] => LessThan12.IN12
pixel_row[8] => LessThan13.IN2
pixel_row[8] => LessThan16.IN12
pixel_row[8] => LessThan17.IN2
pixel_row[8] => LessThan18.IN12
pixel_row[8] => LessThan19.IN12
pixel_row[8] => LessThan22.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN1
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan9.IN1
pixel_row[9] => LessThan12.IN11
pixel_row[9] => LessThan13.IN1
pixel_row[9] => LessThan16.IN11
pixel_row[9] => LessThan17.IN1
pixel_row[9] => LessThan18.IN11
pixel_row[9] => LessThan19.IN11
pixel_row[9] => LessThan22.IN11
pixel_row[9] => LessThan23.IN11
pixel_column[0] => LessThan0.IN11
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan6.IN11
pixel_column[0] => LessThan10.IN11
pixel_column[0] => LessThan14.IN11
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[1] => LessThan0.IN10
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan6.IN10
pixel_column[1] => LessThan10.IN10
pixel_column[1] => LessThan14.IN10
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[2] => LessThan0.IN9
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan6.IN9
pixel_column[2] => LessThan10.IN9
pixel_column[2] => LessThan14.IN9
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[3] => LessThan0.IN8
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan6.IN8
pixel_column[3] => LessThan10.IN8
pixel_column[3] => LessThan14.IN8
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[4] => LessThan0.IN7
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan6.IN7
pixel_column[4] => LessThan10.IN7
pixel_column[4] => LessThan14.IN7
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[5] => LessThan0.IN6
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan6.IN6
pixel_column[5] => LessThan10.IN6
pixel_column[5] => LessThan14.IN6
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[6] => LessThan0.IN5
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan6.IN5
pixel_column[6] => LessThan10.IN5
pixel_column[6] => LessThan14.IN5
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[7] => LessThan0.IN4
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan6.IN4
pixel_column[7] => LessThan10.IN4
pixel_column[7] => LessThan14.IN4
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[8] => LessThan0.IN3
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan6.IN3
pixel_column[8] => LessThan10.IN3
pixel_column[8] => LessThan14.IN3
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[9] => LessThan0.IN2
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan6.IN2
pixel_column[9] => LessThan10.IN2
pixel_column[9] => LessThan14.IN2
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe2_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe3_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => pipe4_x_pos.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => speed.OUTPUTSELECT
reset_behaviour => initial.ENA
reset_behaviour => pipe_y_pos[9].ENA
reset_behaviour => pipe_y_pos[8].ENA
reset_behaviour => pipe_y_pos[7].ENA
reset_behaviour => pipe_y_pos[6].ENA
reset_behaviour => pipe_y_pos[5].ENA
reset_behaviour => pipe_y_pos[4].ENA
reset_behaviour => pipe_y_pos[3].ENA
reset_behaviour => pipe_y_pos[2].ENA
reset_behaviour => pipe_y_pos[1].ENA
reset_behaviour => pipe_y_pos[0].ENA
reset_behaviour => pipe2_y_pos[9].ENA
reset_behaviour => pipe2_y_pos[8].ENA
reset_behaviour => pipe2_y_pos[7].ENA
reset_behaviour => pipe2_y_pos[6].ENA
reset_behaviour => pipe2_y_pos[5].ENA
reset_behaviour => pipe2_y_pos[4].ENA
reset_behaviour => pipe2_y_pos[3].ENA
reset_behaviour => pipe2_y_pos[2].ENA
reset_behaviour => pipe2_y_pos[1].ENA
reset_behaviour => pipe2_y_pos[0].ENA
reset_behaviour => pipe3_y_pos[9].ENA
reset_behaviour => pipe3_y_pos[8].ENA
reset_behaviour => pipe3_y_pos[7].ENA
reset_behaviour => pipe3_y_pos[6].ENA
reset_behaviour => pipe3_y_pos[5].ENA
reset_behaviour => pipe3_y_pos[4].ENA
reset_behaviour => pipe3_y_pos[3].ENA
reset_behaviour => pipe3_y_pos[2].ENA
reset_behaviour => pipe3_y_pos[1].ENA
reset_behaviour => pipe3_y_pos[0].ENA
reset_behaviour => pipe4_y_pos[9].ENA
reset_behaviour => pipe4_y_pos[8].ENA
reset_behaviour => pipe4_y_pos[7].ENA
reset_behaviour => pipe4_y_pos[6].ENA
reset_behaviour => pipe4_y_pos[5].ENA
reset_behaviour => pipe4_y_pos[4].ENA
reset_behaviour => pipe4_y_pos[3].ENA
reset_behaviour => pipe4_y_pos[2].ENA
reset_behaviour => pipe4_y_pos[1].ENA
reset_behaviour => pipe4_y_pos[0].ENA
count[0] => Equal0.IN31
count[0] => move_pipe.IN0
count[0] => Mod0.IN63
count[0] => prevCount[0].DATAIN
count[0] => Equal4.IN31
count[1] => Equal0.IN30
count[1] => move_pipe.IN0
count[1] => Mod0.IN62
count[1] => prevCount[1].DATAIN
count[1] => Equal4.IN30
count[2] => Equal0.IN29
count[2] => move_pipe.IN0
count[2] => Mod0.IN61
count[2] => prevCount[2].DATAIN
count[2] => Equal4.IN29
count[3] => Equal0.IN28
count[3] => move_pipe.IN0
count[3] => Mod0.IN60
count[3] => prevCount[3].DATAIN
count[3] => Equal4.IN28
count[4] => Equal0.IN27
count[4] => move_pipe.IN0
count[4] => Mod0.IN59
count[4] => prevCount[4].DATAIN
count[4] => Equal4.IN27
count[5] => Equal0.IN26
count[5] => move_pipe.IN0
count[5] => Mod0.IN58
count[5] => prevCount[5].DATAIN
count[5] => Equal4.IN26
count[6] => Equal0.IN25
count[6] => move_pipe.IN0
count[6] => Mod0.IN57
count[6] => prevCount[6].DATAIN
count[6] => Equal4.IN25
count[7] => Equal0.IN24
count[7] => move_pipe.IN0
count[7] => Mod0.IN56
count[7] => prevCount[7].DATAIN
count[7] => Equal4.IN24
count[8] => Equal0.IN23
count[8] => move_pipe.IN0
count[8] => Mod0.IN55
count[8] => prevCount[8].DATAIN
count[8] => Equal4.IN23
count[9] => Equal0.IN22
count[9] => move_pipe.IN0
count[9] => Mod0.IN54
count[9] => prevCount[9].DATAIN
count[9] => Equal4.IN22
count[10] => Equal0.IN21
count[10] => move_pipe.IN0
count[10] => Mod0.IN53
count[10] => prevCount[10].DATAIN
count[10] => Equal4.IN21
count[11] => Equal0.IN20
count[11] => move_pipe.IN0
count[11] => Mod0.IN52
count[11] => prevCount[11].DATAIN
count[11] => Equal4.IN20
count[12] => Equal0.IN19
count[12] => move_pipe.IN0
count[12] => Mod0.IN51
count[12] => prevCount[12].DATAIN
count[12] => Equal4.IN19
count[13] => Equal0.IN18
count[13] => move_pipe.IN0
count[13] => Mod0.IN50
count[13] => prevCount[13].DATAIN
count[13] => Equal4.IN18
count[14] => Equal0.IN17
count[14] => move_pipe.IN0
count[14] => Mod0.IN49
count[14] => prevCount[14].DATAIN
count[14] => Equal4.IN17
count[15] => Equal0.IN16
count[15] => move_pipe.IN0
count[15] => Mod0.IN48
count[15] => prevCount[15].DATAIN
count[15] => Equal4.IN16
count[16] => Equal0.IN15
count[16] => move_pipe.IN0
count[16] => Mod0.IN47
count[16] => prevCount[16].DATAIN
count[16] => Equal4.IN15
count[17] => Equal0.IN14
count[17] => move_pipe.IN0
count[17] => Mod0.IN46
count[17] => prevCount[17].DATAIN
count[17] => Equal4.IN14
count[18] => Equal0.IN13
count[18] => move_pipe.IN0
count[18] => Mod0.IN45
count[18] => prevCount[18].DATAIN
count[18] => Equal4.IN13
count[19] => Equal0.IN12
count[19] => move_pipe.IN0
count[19] => Mod0.IN44
count[19] => prevCount[19].DATAIN
count[19] => Equal4.IN12
count[20] => Equal0.IN11
count[20] => move_pipe.IN0
count[20] => Mod0.IN43
count[20] => prevCount[20].DATAIN
count[20] => Equal4.IN11
count[21] => Equal0.IN10
count[21] => move_pipe.IN0
count[21] => Mod0.IN42
count[21] => prevCount[21].DATAIN
count[21] => Equal4.IN10
count[22] => Equal0.IN9
count[22] => move_pipe.IN0
count[22] => Mod0.IN41
count[22] => prevCount[22].DATAIN
count[22] => Equal4.IN9
count[23] => Equal0.IN8
count[23] => move_pipe.IN0
count[23] => Mod0.IN40
count[23] => prevCount[23].DATAIN
count[23] => Equal4.IN8
count[24] => Equal0.IN7
count[24] => move_pipe.IN0
count[24] => Mod0.IN39
count[24] => prevCount[24].DATAIN
count[24] => Equal4.IN7
count[25] => Equal0.IN6
count[25] => move_pipe.IN0
count[25] => Mod0.IN38
count[25] => prevCount[25].DATAIN
count[25] => Equal4.IN6
count[26] => Equal0.IN5
count[26] => move_pipe.IN0
count[26] => Mod0.IN37
count[26] => prevCount[26].DATAIN
count[26] => Equal4.IN5
count[27] => Equal0.IN4
count[27] => move_pipe.IN0
count[27] => Mod0.IN36
count[27] => prevCount[27].DATAIN
count[27] => Equal4.IN4
count[28] => Equal0.IN3
count[28] => move_pipe.IN0
count[28] => Mod0.IN35
count[28] => prevCount[28].DATAIN
count[28] => Equal4.IN3
count[29] => Equal0.IN2
count[29] => move_pipe.IN0
count[29] => Mod0.IN34
count[29] => prevCount[29].DATAIN
count[29] => Equal4.IN2
count[30] => Equal0.IN1
count[30] => move_pipe.IN0
count[30] => Mod0.IN33
count[30] => prevCount[30].DATAIN
count[30] => Equal4.IN1
count[31] => Equal0.IN0
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => move_pipe.IN1
count[31] => Mod0.IN32
count[31] => move_pipe.IN1
count[31] => prevCount[31].DATAIN
count[31] => Add5.IN63
count[31] => Equal4.IN0
pipe_on <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
pipe_on_2 <= pipe_on_2.DB_MAX_OUTPUT_PORT_TYPE
pipe_on_3 <= pipe_on_3.DB_MAX_OUTPUT_PORT_TYPE
pipe_on_4 <= pipe_on_4.DB_MAX_OUTPUT_PORT_TYPE
ground_on <= ground_on.DB_MAX_OUTPUT_PORT_TYPE
blackbar <= blackbar.DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[0] <= pipe_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[1] <= pipe_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[2] <= pipe_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[3] <= pipe_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[4] <= pipe_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[5] <= pipe_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[6] <= pipe_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[7] <= pipe_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[8] <= pipe_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[9] <= pipe_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipe1_pos[10] <= pipe_x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[0] <= pipe2_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[1] <= pipe2_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[2] <= pipe2_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[3] <= pipe2_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[4] <= pipe2_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[5] <= pipe2_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[6] <= pipe2_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[7] <= pipe2_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[8] <= pipe2_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[9] <= pipe2_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipe2_pos[10] <= pipe2_x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[0] <= pipe3_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[1] <= pipe3_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[2] <= pipe3_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[3] <= pipe3_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[4] <= pipe3_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[5] <= pipe3_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[6] <= pipe3_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[7] <= pipe3_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[8] <= pipe3_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[9] <= pipe3_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipe3_pos[10] <= pipe3_x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[0] <= pipe4_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[1] <= pipe4_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[2] <= pipe4_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[3] <= pipe4_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[4] <= pipe4_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[5] <= pipe4_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[6] <= pipe4_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[7] <= pipe4_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[8] <= pipe4_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[9] <= pipe4_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipe4_pos[10] <= pipe4_x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
pipey[0] <= pipe_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipey[1] <= pipe_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipey[2] <= pipe_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipey[3] <= pipe_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipey[4] <= pipe_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipey[5] <= pipe_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipey[6] <= pipe_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipey[7] <= pipe_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipey[8] <= pipe_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipey[9] <= pipe_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipey2[0] <= pipe2_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipey2[1] <= pipe2_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipey2[2] <= pipe2_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipey2[3] <= pipe2_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipey2[4] <= pipe2_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipey2[5] <= pipe2_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipey2[6] <= pipe2_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipey2[7] <= pipe2_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipey2[8] <= pipe2_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipey2[9] <= pipe2_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipey3[0] <= pipe3_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipey3[1] <= pipe3_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipey3[2] <= pipe3_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipey3[3] <= pipe3_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipey3[4] <= pipe3_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipey3[5] <= pipe3_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipey3[6] <= pipe3_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipey3[7] <= pipe3_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipey3[8] <= pipe3_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipey3[9] <= pipe3_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
pipey4[0] <= pipe4_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
pipey4[1] <= pipe4_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
pipey4[2] <= pipe4_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
pipey4[3] <= pipe4_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
pipey4[4] <= pipe4_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
pipey4[5] <= pipe4_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
pipey4[6] <= pipe4_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
pipey4[7] <= pipe4_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
pipey4[8] <= pipe4_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
pipey4[9] <= pipe4_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|pipes:inst3|lfsr:lfsr_inst
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => reg[8].CLK
clk => reg[9].CLK
clk => reg[10].CLK
clk => reg[11].CLK
clk => reg[12].CLK
clk => reg[13].CLK
clk => reg[14].CLK
clk => reg[15].CLK
clk => reg[16].CLK
clk => reg[17].CLK
clk => reg[18].CLK
clk => reg[19].CLK
clk => reg[20].CLK
clk => reg[21].CLK
clk => reg[22].CLK
clk => reg[23].CLK
clk => reg[24].CLK
clk => reg[25].CLK
clk => reg[26].CLK
clk => reg[27].CLK
clk => reg[28].CLK
clk => reg[29].CLK
clk => reg[30].CLK
clk => reg[31].CLK
rst => reg[0].ALOAD
rst => reg[1].ALOAD
rst => reg[2].ALOAD
rst => reg[3].ALOAD
rst => reg[4].ALOAD
rst => reg[5].ALOAD
rst => reg[6].ALOAD
rst => reg[7].ALOAD
rst => reg[8].ALOAD
rst => reg[9].ALOAD
rst => reg[10].ALOAD
rst => reg[11].ALOAD
rst => reg[12].ALOAD
rst => reg[13].ALOAD
rst => reg[14].ALOAD
rst => reg[15].ALOAD
rst => reg[16].ALOAD
rst => reg[17].ALOAD
rst => reg[18].ALOAD
rst => reg[19].ALOAD
rst => reg[20].ALOAD
rst => reg[21].ALOAD
rst => reg[22].ALOAD
rst => reg[23].ALOAD
rst => reg[24].ALOAD
rst => reg[25].ALOAD
rst => reg[26].ALOAD
rst => reg[27].ALOAD
rst => reg[28].ALOAD
rst => reg[29].ALOAD
rst => reg[30].ALOAD
rst => reg[31].ALOAD
seed[0] => reg[0].ADATA
seed[1] => reg[1].ADATA
seed[2] => reg[2].ADATA
seed[3] => reg[3].ADATA
seed[4] => reg[4].ADATA
seed[5] => reg[5].ADATA
seed[6] => reg[6].ADATA
seed[7] => reg[7].ADATA
seed[8] => reg[8].ADATA
seed[9] => reg[9].ADATA
seed[10] => reg[10].ADATA
seed[11] => reg[11].ADATA
seed[12] => reg[12].ADATA
seed[13] => reg[13].ADATA
seed[14] => reg[14].ADATA
seed[15] => reg[15].ADATA
seed[16] => reg[16].ADATA
seed[17] => reg[17].ADATA
seed[18] => reg[18].ADATA
seed[19] => reg[19].ADATA
seed[20] => reg[20].ADATA
seed[21] => reg[21].ADATA
seed[22] => reg[22].ADATA
seed[23] => reg[23].ADATA
seed[24] => reg[24].ADATA
seed[25] => reg[25].ADATA
seed[26] => reg[26].ADATA
seed[27] => reg[27].ADATA
seed[28] => reg[28].ADATA
seed[29] => reg[29].ADATA
seed[30] => reg[30].ADATA
seed[31] => reg[31].ADATA
poly[0] => reg.IN1
poly[1] => reg.IN1
poly[2] => reg.IN1
poly[3] => reg.IN1
poly[4] => reg.IN1
poly[5] => reg.IN1
poly[6] => reg.IN1
poly[7] => reg.IN1
poly[8] => reg.IN1
poly[9] => reg.IN1
poly[10] => reg.IN1
poly[11] => reg.IN1
poly[12] => reg.IN1
poly[13] => reg.IN1
poly[14] => reg.IN1
poly[15] => reg.IN1
poly[16] => reg.IN1
poly[17] => reg.IN1
poly[18] => reg.IN1
poly[19] => reg.IN1
poly[20] => reg.IN1
poly[21] => reg.IN1
poly[22] => reg.IN1
poly[23] => reg.IN1
poly[24] => reg.IN1
poly[25] => reg.IN1
poly[26] => reg.IN1
poly[27] => reg.IN1
poly[28] => reg.IN1
poly[29] => reg.IN1
poly[30] => reg.IN1
poly[31] => reg.DATAB
output[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= reg[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= reg[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= reg[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= reg[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= reg[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= reg[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= reg[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= reg[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= reg[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= reg[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= reg[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= reg[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= reg[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= reg[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= reg[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= reg[31].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|flappy_bird:inst1
pb1 => ~NO_FANOUT~
pb2 => ~NO_FANOUT~
pause_button => gamePause.OUTPUTSELECT
clk => reset_behaviour.CLK
clk => gamePause.CLK
vert_sync => prevMouse.CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
vert_sync => mouse_clicked~reg0.CLK
vert_sync => \move_bird:birdFoot_y_pos[0].CLK
vert_sync => \move_bird:birdFoot_y_pos[1].CLK
vert_sync => \move_bird:birdFoot_y_pos[2].CLK
vert_sync => \move_bird:birdFoot_y_pos[3].CLK
vert_sync => \move_bird:birdFoot_y_pos[4].CLK
vert_sync => \move_bird:birdFoot_y_pos[5].CLK
vert_sync => \move_bird:birdFoot_y_pos[6].CLK
vert_sync => \move_bird:birdFoot_y_pos[7].CLK
vert_sync => \move_bird:birdFoot_y_pos[8].CLK
vert_sync => \move_bird:birdFoot_y_pos[9].CLK
vert_sync => \move_bird:birdHead_y_pos[0].CLK
vert_sync => \move_bird:birdHead_y_pos[1].CLK
vert_sync => \move_bird:birdHead_y_pos[2].CLK
vert_sync => \move_bird:birdHead_y_pos[3].CLK
vert_sync => \move_bird:birdHead_y_pos[4].CLK
vert_sync => \move_bird:birdHead_y_pos[5].CLK
vert_sync => \move_bird:birdHead_y_pos[6].CLK
vert_sync => \move_bird:birdHead_y_pos[7].CLK
vert_sync => \move_bird:birdHead_y_pos[8].CLK
vert_sync => \move_bird:birdHead_y_pos[9].CLK
vert_sync => \move_bird:bird_y_pos[0].CLK
vert_sync => \move_bird:bird_y_pos[1].CLK
vert_sync => \move_bird:bird_y_pos[2].CLK
vert_sync => \move_bird:bird_y_pos[3].CLK
vert_sync => \move_bird:bird_y_pos[4].CLK
vert_sync => \move_bird:bird_y_pos[5].CLK
vert_sync => \move_bird:bird_y_pos[6].CLK
vert_sync => \move_bird:bird_y_pos[7].CLK
vert_sync => \move_bird:bird_y_pos[8].CLK
vert_sync => \move_bird:bird_y_pos[9].CLK
mouse_click => gamePause.OUTPUTSELECT
mouse_click => move_bird.IN1
mouse_click => mouse_clicked.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => ball_y_motion.OUTPUTSELECT
mouse_click => prevMouse.DATAB
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan6.IN10
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan12.IN10
pixel_row[0] => LessThan13.IN20
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan6.IN9
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan12.IN9
pixel_row[1] => LessThan13.IN19
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan6.IN8
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan12.IN8
pixel_row[2] => LessThan13.IN18
pixel_row[3] => LessThan2.IN7
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan6.IN7
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan12.IN7
pixel_row[3] => LessThan13.IN17
pixel_row[4] => LessThan2.IN6
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan6.IN6
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan12.IN6
pixel_row[4] => LessThan13.IN16
pixel_row[5] => LessThan2.IN5
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan6.IN5
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan12.IN5
pixel_row[5] => LessThan13.IN15
pixel_row[6] => LessThan2.IN4
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan6.IN4
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan12.IN4
pixel_row[6] => LessThan13.IN14
pixel_row[7] => LessThan2.IN3
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan6.IN3
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan12.IN3
pixel_row[7] => LessThan13.IN13
pixel_row[8] => LessThan2.IN2
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan6.IN2
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan12.IN2
pixel_row[8] => LessThan13.IN12
pixel_row[9] => LessThan2.IN1
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan6.IN1
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan12.IN1
pixel_row[9] => LessThan13.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
reset_button => gamePause.OUTPUTSELECT
reset_button => reset_behaviour.DATAIN
ball_on <= ball_on.DB_MAX_OUTPUT_PORT_TYPE
stop_signal <= gamePause.DB_MAX_OUTPUT_PORT_TYPE
mouse_clicked <= mouse_clicked~reg0.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
bird_x_pos[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
Legit_reset <= reset_behaviour.DB_MAX_OUTPUT_PORT_TYPE
birdy[0] <= \move_bird:bird_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
birdy[1] <= \move_bird:bird_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
birdy[2] <= \move_bird:bird_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
birdy[3] <= \move_bird:bird_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
birdy[4] <= \move_bird:bird_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
birdy[5] <= \move_bird:bird_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
birdy[6] <= \move_bird:bird_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
birdy[7] <= \move_bird:bird_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
birdy[8] <= \move_bird:bird_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
birdy[9] <= \move_bird:bird_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|MOUSE:inst5
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|collisions:inst9
vert_sync => reset_behaviour.CLK
pipe1x[0] => LessThan0.IN22
pipe1x[0] => LessThan1.IN22
pipe1x[1] => LessThan0.IN21
pipe1x[1] => LessThan1.IN21
pipe1x[2] => LessThan0.IN20
pipe1x[2] => LessThan1.IN20
pipe1x[3] => LessThan1.IN19
pipe1x[3] => Add4.IN16
pipe1x[4] => LessThan1.IN18
pipe1x[4] => Add4.IN15
pipe1x[5] => LessThan1.IN17
pipe1x[5] => Add4.IN14
pipe1x[6] => LessThan1.IN16
pipe1x[6] => Add4.IN13
pipe1x[7] => LessThan1.IN15
pipe1x[7] => Add4.IN12
pipe1x[8] => LessThan1.IN14
pipe1x[8] => Add4.IN11
pipe1x[9] => LessThan1.IN13
pipe1x[9] => Add4.IN10
pipe1x[10] => LessThan1.IN12
pipe1x[10] => Add4.IN9
pipe2x[0] => LessThan4.IN22
pipe2x[0] => LessThan5.IN22
pipe2x[1] => LessThan4.IN21
pipe2x[1] => LessThan5.IN21
pipe2x[2] => LessThan4.IN20
pipe2x[2] => LessThan5.IN20
pipe2x[3] => LessThan5.IN19
pipe2x[3] => Add7.IN16
pipe2x[4] => LessThan5.IN18
pipe2x[4] => Add7.IN15
pipe2x[5] => LessThan5.IN17
pipe2x[5] => Add7.IN14
pipe2x[6] => LessThan5.IN16
pipe2x[6] => Add7.IN13
pipe2x[7] => LessThan5.IN15
pipe2x[7] => Add7.IN12
pipe2x[8] => LessThan5.IN14
pipe2x[8] => Add7.IN11
pipe2x[9] => LessThan5.IN13
pipe2x[9] => Add7.IN10
pipe2x[10] => LessThan5.IN12
pipe2x[10] => Add7.IN9
pipe3x[0] => LessThan8.IN22
pipe3x[0] => LessThan9.IN22
pipe3x[1] => LessThan8.IN21
pipe3x[1] => LessThan9.IN21
pipe3x[2] => LessThan8.IN20
pipe3x[2] => LessThan9.IN20
pipe3x[3] => LessThan9.IN19
pipe3x[3] => Add10.IN16
pipe3x[4] => LessThan9.IN18
pipe3x[4] => Add10.IN15
pipe3x[5] => LessThan9.IN17
pipe3x[5] => Add10.IN14
pipe3x[6] => LessThan9.IN16
pipe3x[6] => Add10.IN13
pipe3x[7] => LessThan9.IN15
pipe3x[7] => Add10.IN12
pipe3x[8] => LessThan9.IN14
pipe3x[8] => Add10.IN11
pipe3x[9] => LessThan9.IN13
pipe3x[9] => Add10.IN10
pipe3x[10] => LessThan9.IN12
pipe3x[10] => Add10.IN9
pipe4x[0] => LessThan12.IN22
pipe4x[0] => LessThan13.IN22
pipe4x[1] => LessThan12.IN21
pipe4x[1] => LessThan13.IN21
pipe4x[2] => LessThan12.IN20
pipe4x[2] => LessThan13.IN20
pipe4x[3] => LessThan13.IN19
pipe4x[3] => Add13.IN16
pipe4x[4] => LessThan13.IN18
pipe4x[4] => Add13.IN15
pipe4x[5] => LessThan13.IN17
pipe4x[5] => Add13.IN14
pipe4x[6] => LessThan13.IN16
pipe4x[6] => Add13.IN13
pipe4x[7] => LessThan13.IN15
pipe4x[7] => Add13.IN12
pipe4x[8] => LessThan13.IN14
pipe4x[8] => Add13.IN11
pipe4x[9] => LessThan13.IN13
pipe4x[9] => Add13.IN10
pipe4x[10] => LessThan13.IN12
pipe4x[10] => Add13.IN9
pipey[0] => LessThan2.IN20
pipey[0] => LessThan3.IN20
pipey[1] => LessThan2.IN19
pipey[1] => LessThan3.IN19
pipey[2] => LessThan3.IN18
pipey[2] => Add6.IN16
pipey[3] => Add5.IN14
pipey[3] => Add6.IN15
pipey[4] => Add5.IN13
pipey[4] => Add6.IN14
pipey[5] => Add5.IN12
pipey[5] => Add6.IN13
pipey[6] => Add5.IN11
pipey[6] => Add6.IN12
pipey[7] => Add5.IN10
pipey[7] => Add6.IN11
pipey[8] => Add5.IN9
pipey[8] => Add6.IN10
pipey[9] => Add5.IN8
pipey[9] => Add6.IN9
pipey2[0] => LessThan6.IN20
pipey2[0] => LessThan7.IN20
pipey2[1] => LessThan6.IN19
pipey2[1] => LessThan7.IN19
pipey2[2] => LessThan7.IN18
pipey2[2] => Add9.IN16
pipey2[3] => Add8.IN14
pipey2[3] => Add9.IN15
pipey2[4] => Add8.IN13
pipey2[4] => Add9.IN14
pipey2[5] => Add8.IN12
pipey2[5] => Add9.IN13
pipey2[6] => Add8.IN11
pipey2[6] => Add9.IN12
pipey2[7] => Add8.IN10
pipey2[7] => Add9.IN11
pipey2[8] => Add8.IN9
pipey2[8] => Add9.IN10
pipey2[9] => Add8.IN8
pipey2[9] => Add9.IN9
pipey3[0] => LessThan10.IN20
pipey3[0] => LessThan11.IN20
pipey3[1] => LessThan10.IN19
pipey3[1] => LessThan11.IN19
pipey3[2] => LessThan11.IN18
pipey3[2] => Add12.IN16
pipey3[3] => Add11.IN14
pipey3[3] => Add12.IN15
pipey3[4] => Add11.IN13
pipey3[4] => Add12.IN14
pipey3[5] => Add11.IN12
pipey3[5] => Add12.IN13
pipey3[6] => Add11.IN11
pipey3[6] => Add12.IN12
pipey3[7] => Add11.IN10
pipey3[7] => Add12.IN11
pipey3[8] => Add11.IN9
pipey3[8] => Add12.IN10
pipey3[9] => Add11.IN8
pipey3[9] => Add12.IN9
pipey4[0] => LessThan14.IN20
pipey4[0] => LessThan15.IN20
pipey4[1] => LessThan14.IN19
pipey4[1] => LessThan15.IN19
pipey4[2] => LessThan15.IN18
pipey4[2] => Add15.IN16
pipey4[3] => Add14.IN14
pipey4[3] => Add15.IN15
pipey4[4] => Add14.IN13
pipey4[4] => Add15.IN14
pipey4[5] => Add14.IN12
pipey4[5] => Add15.IN13
pipey4[6] => Add14.IN11
pipey4[6] => Add15.IN12
pipey4[7] => Add14.IN10
pipey4[7] => Add15.IN11
pipey4[8] => Add14.IN9
pipey4[8] => Add15.IN10
pipey4[9] => Add14.IN8
pipey4[9] => Add15.IN9
birdy[0] => LessThan2.IN10
birdy[0] => LessThan6.IN10
birdy[0] => LessThan10.IN10
birdy[0] => LessThan14.IN10
birdy[0] => LessThan16.IN20
birdy[0] => LessThan3.IN10
birdy[0] => LessThan7.IN10
birdy[0] => LessThan11.IN10
birdy[0] => LessThan15.IN10
birdy[1] => LessThan2.IN9
birdy[1] => LessThan6.IN9
birdy[1] => LessThan10.IN9
birdy[1] => LessThan14.IN9
birdy[1] => LessThan16.IN19
birdy[1] => LessThan3.IN9
birdy[1] => LessThan7.IN9
birdy[1] => LessThan11.IN9
birdy[1] => LessThan15.IN9
birdy[2] => LessThan2.IN8
birdy[2] => LessThan6.IN8
birdy[2] => LessThan10.IN8
birdy[2] => LessThan14.IN8
birdy[2] => LessThan16.IN18
birdy[2] => LessThan3.IN8
birdy[2] => LessThan7.IN8
birdy[2] => LessThan11.IN8
birdy[2] => LessThan15.IN8
birdy[3] => Add2.IN14
birdy[3] => Add3.IN14
birdy[4] => Add2.IN13
birdy[4] => Add3.IN13
birdy[5] => Add2.IN12
birdy[5] => Add3.IN12
birdy[6] => Add2.IN11
birdy[6] => Add3.IN11
birdy[7] => Add2.IN10
birdy[7] => Add3.IN10
birdy[8] => Add2.IN9
birdy[8] => Add3.IN9
birdy[9] => Add2.IN8
birdy[9] => Add3.IN8
birdx[0] => LessThan1.IN11
birdx[0] => LessThan5.IN11
birdx[0] => LessThan9.IN11
birdx[0] => LessThan13.IN11
birdx[0] => LessThan0.IN11
birdx[0] => LessThan4.IN11
birdx[0] => LessThan8.IN11
birdx[0] => LessThan12.IN11
birdx[1] => LessThan1.IN10
birdx[1] => LessThan5.IN10
birdx[1] => LessThan9.IN10
birdx[1] => LessThan13.IN10
birdx[1] => LessThan0.IN10
birdx[1] => LessThan4.IN10
birdx[1] => LessThan8.IN10
birdx[1] => LessThan12.IN10
birdx[2] => LessThan1.IN9
birdx[2] => LessThan5.IN9
birdx[2] => LessThan9.IN9
birdx[2] => LessThan13.IN9
birdx[2] => LessThan0.IN9
birdx[2] => LessThan4.IN9
birdx[2] => LessThan8.IN9
birdx[2] => LessThan12.IN9
birdx[3] => Add0.IN16
birdx[3] => Add1.IN16
birdx[4] => Add0.IN15
birdx[4] => Add1.IN15
birdx[5] => Add0.IN14
birdx[5] => Add1.IN14
birdx[6] => Add0.IN13
birdx[6] => Add1.IN13
birdx[7] => Add0.IN12
birdx[7] => Add1.IN12
birdx[8] => Add0.IN11
birdx[8] => Add1.IN11
birdx[9] => Add0.IN10
birdx[9] => Add1.IN10
birdx[10] => Add0.IN9
birdx[10] => Add1.IN9
enable => reset_behaviour.ENA
reset <= reset_behaviour.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7
clk => ~NO_FANOUT~
vert_sync => bcd_counter:counterSec.Clk
vert_sync => counting[0].CLK
vert_sync => counting[1].CLK
vert_sync => counting[2].CLK
vert_sync => counting[3].CLK
vert_sync => counting[4].CLK
vert_sync => counting[5].CLK
vert_sync => counting[6].CLK
vert_sync => counting[7].CLK
vert_sync => counting[8].CLK
vert_sync => counting[9].CLK
vert_sync => counting[10].CLK
vert_sync => counting[11].CLK
vert_sync => counting[12].CLK
vert_sync => counting[13].CLK
vert_sync => counting[14].CLK
vert_sync => counting[15].CLK
vert_sync => counting[16].CLK
vert_sync => counting[17].CLK
vert_sync => counting[18].CLK
vert_sync => counting[19].CLK
vert_sync => counting[20].CLK
vert_sync => counting[21].CLK
vert_sync => counting[22].CLK
vert_sync => counting[23].CLK
vert_sync => counting[24].CLK
vert_sync => counting[25].CLK
vert_sync => counting[26].CLK
vert_sync => counting[27].CLK
vert_sync => counting[28].CLK
vert_sync => counting[29].CLK
vert_sync => counting[30].CLK
vert_sync => counting[31].CLK
vert_sync => flagPipe4.CLK
vert_sync => flagPipe3.CLK
vert_sync => flagPipe2.CLK
vert_sync => flagPipe.CLK
vert_sync => bcd_counter:counterTens.Clk
vert_sync => bcd_counter:counterMins.Clk
mouse_clicked => countingProcess.IN1
mouse_clicked => process_1.IN1
mouse_clicked => mins_reset.DATAA
mouse_clicked => secs_reset.DATAA
mouse_clicked => tens_reset.DATAA
mouse_clicked => mins_reset.DATAA
mouse_clicked => secs_reset.DATAA
mouse_clicked => tens_reset.DATAA
mouse_clicked => mins_reset.DATAA
pipe_x_pos[0] => LessThan0.IN11
pipe_x_pos[0] => LessThan4.IN11
pipe_x_pos[1] => LessThan0.IN10
pipe_x_pos[1] => LessThan4.IN10
pipe_x_pos[2] => LessThan0.IN9
pipe_x_pos[2] => LessThan4.IN9
pipe_x_pos[3] => LessThan0.IN8
pipe_x_pos[3] => LessThan4.IN8
pipe_x_pos[4] => LessThan0.IN7
pipe_x_pos[4] => LessThan4.IN7
pipe_x_pos[5] => LessThan0.IN6
pipe_x_pos[5] => LessThan4.IN6
pipe_x_pos[6] => LessThan0.IN5
pipe_x_pos[6] => LessThan4.IN5
pipe_x_pos[7] => LessThan0.IN4
pipe_x_pos[7] => LessThan4.IN4
pipe_x_pos[8] => LessThan0.IN3
pipe_x_pos[8] => LessThan4.IN3
pipe_x_pos[9] => LessThan0.IN2
pipe_x_pos[9] => LessThan4.IN2
pipe_x_pos[10] => LessThan0.IN1
pipe_x_pos[10] => LessThan4.IN1
pipe2_x_pos[0] => LessThan1.IN11
pipe2_x_pos[0] => LessThan5.IN11
pipe2_x_pos[1] => LessThan1.IN10
pipe2_x_pos[1] => LessThan5.IN10
pipe2_x_pos[2] => LessThan1.IN9
pipe2_x_pos[2] => LessThan5.IN9
pipe2_x_pos[3] => LessThan1.IN8
pipe2_x_pos[3] => LessThan5.IN8
pipe2_x_pos[4] => LessThan1.IN7
pipe2_x_pos[4] => LessThan5.IN7
pipe2_x_pos[5] => LessThan1.IN6
pipe2_x_pos[5] => LessThan5.IN6
pipe2_x_pos[6] => LessThan1.IN5
pipe2_x_pos[6] => LessThan5.IN5
pipe2_x_pos[7] => LessThan1.IN4
pipe2_x_pos[7] => LessThan5.IN4
pipe2_x_pos[8] => LessThan1.IN3
pipe2_x_pos[8] => LessThan5.IN3
pipe2_x_pos[9] => LessThan1.IN2
pipe2_x_pos[9] => LessThan5.IN2
pipe2_x_pos[10] => LessThan1.IN1
pipe2_x_pos[10] => LessThan5.IN1
pipe3_x_pos[0] => LessThan2.IN11
pipe3_x_pos[0] => LessThan6.IN11
pipe3_x_pos[1] => LessThan2.IN10
pipe3_x_pos[1] => LessThan6.IN10
pipe3_x_pos[2] => LessThan2.IN9
pipe3_x_pos[2] => LessThan6.IN9
pipe3_x_pos[3] => LessThan2.IN8
pipe3_x_pos[3] => LessThan6.IN8
pipe3_x_pos[4] => LessThan2.IN7
pipe3_x_pos[4] => LessThan6.IN7
pipe3_x_pos[5] => LessThan2.IN6
pipe3_x_pos[5] => LessThan6.IN6
pipe3_x_pos[6] => LessThan2.IN5
pipe3_x_pos[6] => LessThan6.IN5
pipe3_x_pos[7] => LessThan2.IN4
pipe3_x_pos[7] => LessThan6.IN4
pipe3_x_pos[8] => LessThan2.IN3
pipe3_x_pos[8] => LessThan6.IN3
pipe3_x_pos[9] => LessThan2.IN2
pipe3_x_pos[9] => LessThan6.IN2
pipe3_x_pos[10] => LessThan2.IN1
pipe3_x_pos[10] => LessThan6.IN1
pipe4_x_pos[0] => LessThan3.IN11
pipe4_x_pos[0] => LessThan7.IN11
pipe4_x_pos[1] => LessThan3.IN10
pipe4_x_pos[1] => LessThan7.IN10
pipe4_x_pos[2] => LessThan3.IN9
pipe4_x_pos[2] => LessThan7.IN9
pipe4_x_pos[3] => LessThan3.IN8
pipe4_x_pos[3] => LessThan7.IN8
pipe4_x_pos[4] => LessThan3.IN7
pipe4_x_pos[4] => LessThan7.IN7
pipe4_x_pos[5] => LessThan3.IN6
pipe4_x_pos[5] => LessThan7.IN6
pipe4_x_pos[6] => LessThan3.IN5
pipe4_x_pos[6] => LessThan7.IN5
pipe4_x_pos[7] => LessThan3.IN4
pipe4_x_pos[7] => LessThan7.IN4
pipe4_x_pos[8] => LessThan3.IN3
pipe4_x_pos[8] => LessThan7.IN3
pipe4_x_pos[9] => LessThan3.IN2
pipe4_x_pos[9] => LessThan7.IN2
pipe4_x_pos[10] => LessThan3.IN1
pipe4_x_pos[10] => LessThan7.IN1
bird_x_pos[0] => LessThan0.IN22
bird_x_pos[0] => LessThan1.IN22
bird_x_pos[0] => LessThan2.IN22
bird_x_pos[0] => LessThan3.IN22
bird_x_pos[0] => LessThan4.IN22
bird_x_pos[0] => LessThan5.IN22
bird_x_pos[0] => LessThan6.IN22
bird_x_pos[0] => LessThan7.IN22
bird_x_pos[1] => LessThan0.IN21
bird_x_pos[1] => LessThan1.IN21
bird_x_pos[1] => LessThan2.IN21
bird_x_pos[1] => LessThan3.IN21
bird_x_pos[1] => LessThan4.IN21
bird_x_pos[1] => LessThan5.IN21
bird_x_pos[1] => LessThan6.IN21
bird_x_pos[1] => LessThan7.IN21
bird_x_pos[2] => LessThan0.IN20
bird_x_pos[2] => LessThan1.IN20
bird_x_pos[2] => LessThan2.IN20
bird_x_pos[2] => LessThan3.IN20
bird_x_pos[2] => LessThan4.IN20
bird_x_pos[2] => LessThan5.IN20
bird_x_pos[2] => LessThan6.IN20
bird_x_pos[2] => LessThan7.IN20
bird_x_pos[3] => LessThan0.IN19
bird_x_pos[3] => LessThan1.IN19
bird_x_pos[3] => LessThan2.IN19
bird_x_pos[3] => LessThan3.IN19
bird_x_pos[3] => LessThan4.IN19
bird_x_pos[3] => LessThan5.IN19
bird_x_pos[3] => LessThan6.IN19
bird_x_pos[3] => LessThan7.IN19
bird_x_pos[4] => LessThan0.IN18
bird_x_pos[4] => LessThan1.IN18
bird_x_pos[4] => LessThan2.IN18
bird_x_pos[4] => LessThan3.IN18
bird_x_pos[4] => LessThan4.IN18
bird_x_pos[4] => LessThan5.IN18
bird_x_pos[4] => LessThan6.IN18
bird_x_pos[4] => LessThan7.IN18
bird_x_pos[5] => LessThan0.IN17
bird_x_pos[5] => LessThan1.IN17
bird_x_pos[5] => LessThan2.IN17
bird_x_pos[5] => LessThan3.IN17
bird_x_pos[5] => LessThan4.IN17
bird_x_pos[5] => LessThan5.IN17
bird_x_pos[5] => LessThan6.IN17
bird_x_pos[5] => LessThan7.IN17
bird_x_pos[6] => LessThan0.IN16
bird_x_pos[6] => LessThan1.IN16
bird_x_pos[6] => LessThan2.IN16
bird_x_pos[6] => LessThan3.IN16
bird_x_pos[6] => LessThan4.IN16
bird_x_pos[6] => LessThan5.IN16
bird_x_pos[6] => LessThan6.IN16
bird_x_pos[6] => LessThan7.IN16
bird_x_pos[7] => LessThan0.IN15
bird_x_pos[7] => LessThan1.IN15
bird_x_pos[7] => LessThan2.IN15
bird_x_pos[7] => LessThan3.IN15
bird_x_pos[7] => LessThan4.IN15
bird_x_pos[7] => LessThan5.IN15
bird_x_pos[7] => LessThan6.IN15
bird_x_pos[7] => LessThan7.IN15
bird_x_pos[8] => LessThan0.IN14
bird_x_pos[8] => LessThan1.IN14
bird_x_pos[8] => LessThan2.IN14
bird_x_pos[8] => LessThan3.IN14
bird_x_pos[8] => LessThan4.IN14
bird_x_pos[8] => LessThan5.IN14
bird_x_pos[8] => LessThan6.IN14
bird_x_pos[8] => LessThan7.IN14
bird_x_pos[9] => LessThan0.IN13
bird_x_pos[9] => LessThan1.IN13
bird_x_pos[9] => LessThan2.IN13
bird_x_pos[9] => LessThan3.IN13
bird_x_pos[9] => LessThan4.IN13
bird_x_pos[9] => LessThan5.IN13
bird_x_pos[9] => LessThan6.IN13
bird_x_pos[9] => LessThan7.IN13
bird_x_pos[10] => LessThan0.IN12
bird_x_pos[10] => LessThan1.IN12
bird_x_pos[10] => LessThan2.IN12
bird_x_pos[10] => LessThan3.IN12
bird_x_pos[10] => LessThan4.IN12
bird_x_pos[10] => LessThan5.IN12
bird_x_pos[10] => LessThan6.IN12
bird_x_pos[10] => LessThan7.IN12
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => counting.OUTPUTSELECT
reset_behaviour => tens_reset_actual.OUTPUTSELECT
reset_behaviour => mins_reset_actual.OUTPUTSELECT
reset_behaviour => sec_reset_actual.OUTPUTSELECT
reset_behaviour => enable1.OUTPUTSELECT
reset_behaviour => enable3.OUTPUTSELECT
reset_behaviour => enable2.OUTPUTSELECT
second_out[0] <= bcd_to_7seg:display1.SevenSeg_out[0]
second_out[1] <= bcd_to_7seg:display1.SevenSeg_out[1]
second_out[2] <= bcd_to_7seg:display1.SevenSeg_out[2]
second_out[3] <= bcd_to_7seg:display1.SevenSeg_out[3]
second_out[4] <= bcd_to_7seg:display1.SevenSeg_out[4]
second_out[5] <= bcd_to_7seg:display1.SevenSeg_out[5]
second_out[6] <= bcd_to_7seg:display1.SevenSeg_out[6]
tens_out[0] <= bcd_to_7seg:display2.SevenSeg_out[0]
tens_out[1] <= bcd_to_7seg:display2.SevenSeg_out[1]
tens_out[2] <= bcd_to_7seg:display2.SevenSeg_out[2]
tens_out[3] <= bcd_to_7seg:display2.SevenSeg_out[3]
tens_out[4] <= bcd_to_7seg:display2.SevenSeg_out[4]
tens_out[5] <= bcd_to_7seg:display2.SevenSeg_out[5]
tens_out[6] <= bcd_to_7seg:display2.SevenSeg_out[6]
mins_out[0] <= bcd_to_7seg:display3.SevenSeg_out[0]
mins_out[1] <= bcd_to_7seg:display3.SevenSeg_out[1]
mins_out[2] <= bcd_to_7seg:display3.SevenSeg_out[2]
mins_out[3] <= bcd_to_7seg:display3.SevenSeg_out[3]
mins_out[4] <= bcd_to_7seg:display3.SevenSeg_out[4]
mins_out[5] <= bcd_to_7seg:display3.SevenSeg_out[5]
mins_out[6] <= bcd_to_7seg:display3.SevenSeg_out[6]
count[0] <= counting[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counting[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counting[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counting[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counting[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counting[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= counting[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= counting[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= counting[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= counting[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= counting[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= counting[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= counting[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= counting[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= counting[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= counting[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= counting[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= counting[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= counting[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= counting[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= counting[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= counting[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= counting[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= counting[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= counting[24].DB_MAX_OUTPUT_PORT_TYPE
count[25] <= counting[25].DB_MAX_OUTPUT_PORT_TYPE
count[26] <= counting[26].DB_MAX_OUTPUT_PORT_TYPE
count[27] <= counting[27].DB_MAX_OUTPUT_PORT_TYPE
count[28] <= counting[28].DB_MAX_OUTPUT_PORT_TYPE
count[29] <= counting[29].DB_MAX_OUTPUT_PORT_TYPE
count[30] <= counting[30].DB_MAX_OUTPUT_PORT_TYPE
count[31] <= counting[31].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_counter:counterSec
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.DATAB
Direction => counter.DATAB
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
Q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_counter:counterTens
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.DATAB
Direction => counter.DATAB
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
Q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_counter:counterMins
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.OUTPUTSELECT
Direction => counter.DATAB
Direction => counter.DATAB
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
Enable => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
Q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_to_7seg:display1
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_to_7seg:display2
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|scoreTracker:inst7|bcd_to_7seg:display3
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst13
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst13|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|fontgen:inst14
clk => temp_heart[0].CLK
clk => temp_heart[1].CLK
clk => temp_heart[2].CLK
clk => temp_heart[3].CLK
clk => temp_heart[4].CLK
clk => temp_heart[5].CLK
clk => temp_mode[0].CLK
clk => temp_mode[1].CLK
clk => temp_mode[2].CLK
clk => temp_mode[3].CLK
clk => temp_mode[4].CLK
clk => temp_mode[5].CLK
clk => temp_scoreval[0].CLK
clk => temp_scoreval[1].CLK
clk => temp_scoreval[2].CLK
clk => temp_scoreval[3].CLK
clk => temp_scoreval[4].CLK
clk => temp_scoreval[5].CLK
clk => temp_score[0].CLK
clk => temp_score[1].CLK
clk => temp_score[2].CLK
clk => temp_score[3].CLK
clk => temp_score[4].CLK
clk => temp_score[5].CLK
pixel_row[0] => LessThan22.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[0] => LessThan28.IN20
pixel_row[0] => LessThan29.IN20
pixel_row[0] => LessThan32.IN20
pixel_row[0] => LessThan33.IN20
pixel_row[0] => LessThan46.IN20
pixel_row[0] => LessThan47.IN20
pixel_row[0] => LessThan56.IN20
pixel_row[0] => LessThan57.IN20
pixel_row[1] => LessThan22.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[1] => LessThan28.IN19
pixel_row[1] => LessThan29.IN19
pixel_row[1] => LessThan32.IN19
pixel_row[1] => LessThan33.IN19
pixel_row[1] => LessThan46.IN19
pixel_row[1] => LessThan47.IN19
pixel_row[1] => LessThan56.IN19
pixel_row[1] => LessThan57.IN19
pixel_row[2] => LessThan22.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[2] => LessThan28.IN18
pixel_row[2] => LessThan29.IN18
pixel_row[2] => LessThan32.IN18
pixel_row[2] => LessThan33.IN18
pixel_row[2] => LessThan46.IN18
pixel_row[2] => LessThan47.IN18
pixel_row[2] => LessThan56.IN18
pixel_row[2] => LessThan57.IN18
pixel_row[3] => LessThan22.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[3] => LessThan28.IN17
pixel_row[3] => LessThan29.IN17
pixel_row[3] => LessThan32.IN17
pixel_row[3] => LessThan33.IN17
pixel_row[3] => LessThan46.IN17
pixel_row[3] => LessThan47.IN17
pixel_row[3] => LessThan56.IN17
pixel_row[3] => LessThan57.IN17
pixel_row[4] => LessThan22.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[4] => LessThan28.IN16
pixel_row[4] => LessThan29.IN16
pixel_row[4] => LessThan32.IN16
pixel_row[4] => LessThan33.IN16
pixel_row[4] => LessThan46.IN16
pixel_row[4] => LessThan47.IN16
pixel_row[4] => LessThan56.IN16
pixel_row[4] => LessThan57.IN16
pixel_row[5] => LessThan22.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[5] => LessThan28.IN15
pixel_row[5] => LessThan29.IN15
pixel_row[5] => LessThan32.IN15
pixel_row[5] => LessThan33.IN15
pixel_row[5] => LessThan46.IN15
pixel_row[5] => LessThan47.IN15
pixel_row[5] => LessThan56.IN15
pixel_row[5] => LessThan57.IN15
pixel_row[6] => LessThan22.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[6] => LessThan28.IN14
pixel_row[6] => LessThan29.IN14
pixel_row[6] => LessThan32.IN14
pixel_row[6] => LessThan33.IN14
pixel_row[6] => LessThan46.IN14
pixel_row[6] => LessThan47.IN14
pixel_row[6] => LessThan56.IN14
pixel_row[6] => LessThan57.IN14
pixel_row[7] => LessThan22.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[7] => LessThan28.IN13
pixel_row[7] => LessThan29.IN13
pixel_row[7] => LessThan32.IN13
pixel_row[7] => LessThan33.IN13
pixel_row[7] => LessThan46.IN13
pixel_row[7] => LessThan47.IN13
pixel_row[7] => LessThan56.IN13
pixel_row[7] => LessThan57.IN13
pixel_row[8] => LessThan22.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[8] => LessThan28.IN12
pixel_row[8] => LessThan29.IN12
pixel_row[8] => LessThan32.IN12
pixel_row[8] => LessThan33.IN12
pixel_row[8] => LessThan46.IN12
pixel_row[8] => LessThan47.IN12
pixel_row[8] => LessThan56.IN12
pixel_row[8] => LessThan57.IN12
pixel_row[9] => LessThan22.IN11
pixel_row[9] => LessThan23.IN11
pixel_row[9] => LessThan28.IN11
pixel_row[9] => LessThan29.IN11
pixel_row[9] => LessThan32.IN11
pixel_row[9] => LessThan33.IN11
pixel_row[9] => LessThan46.IN11
pixel_row[9] => LessThan47.IN11
pixel_row[9] => LessThan56.IN11
pixel_row[9] => LessThan57.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan54.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan54.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan54.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan54.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan54.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan54.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan54.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan54.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan54.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
char_address_score[0] <= temp_score[0].DB_MAX_OUTPUT_PORT_TYPE
char_address_score[1] <= temp_score[1].DB_MAX_OUTPUT_PORT_TYPE
char_address_score[2] <= temp_score[2].DB_MAX_OUTPUT_PORT_TYPE
char_address_score[3] <= temp_score[3].DB_MAX_OUTPUT_PORT_TYPE
char_address_score[4] <= temp_score[4].DB_MAX_OUTPUT_PORT_TYPE
char_address_score[5] <= temp_score[5].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[0] <= temp_scoreval[0].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[1] <= temp_scoreval[1].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[2] <= temp_scoreval[2].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[3] <= temp_scoreval[3].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[4] <= temp_scoreval[4].DB_MAX_OUTPUT_PORT_TYPE
char_address_scoreval[5] <= temp_scoreval[5].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[0] <= temp_mode[0].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[1] <= temp_mode[1].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[2] <= temp_mode[2].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[3] <= temp_mode[3].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[4] <= temp_mode[4].DB_MAX_OUTPUT_PORT_TYPE
char_address_mode[5] <= temp_mode[5].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[0] <= temp_heart[0].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[1] <= temp_heart[1].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[2] <= temp_heart[2].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[3] <= temp_heart[3].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[4] <= temp_heart[4].DB_MAX_OUTPUT_PORT_TYPE
char_address_heart[5] <= temp_heart[5].DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst12
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst12|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|char_rom:inst11
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|FlappyBird|char_rom:inst10
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FlappyBird|char_rom:inst10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FlappyBird|char_rom:inst10|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


