{"bio": "Associate Prof. at IT Uni in Copenhagen", "born": "", "followers": "421 Followers", "following": "448 Following", "handle": "@zistvan", "joined": "Joined November 2011", "location": "Copenhagen, Denmark", "name": "Zsolt Istv\u00e1n", "photo": "https://pbs.twimg.com/profile_images/1325410816720572418/p4B0O4XG_400x400.jpg", "site": "zistvan.github.io", "tweets": ["Systems-twitter: I'm looking to *hire a PostDoc* in heterogenous hardware + ML or security at @ITUkbhIf you are interested, or know someone interested, feel free to reach out!12938", "", "SERIAL'20 is taking place on the 8/12 virtually! https://serial.ibr.cs.tu-bs.de/serial20/programme.html\u2026\n\nAside from the exciting papers and a panel discussion, we're happy to welcome two wonderful keynote speakers:\n\n * Yvonne-Anne Pignolet from @dfinity \n * Jesus Ruiz from @Alastria_ \n\nFree registration!4", "CFP: The 1st Workshop on Machine Learning and Systems ( @euromlsys 2021), with @EuroSys_conf , work early-stage work, chaired by @paulpatras & Eiko Yoneki, submission deadline: February 5, 2021The 1st Workshop on Machine Learning and Systems (EuroMLSys)The 1st Workshop on Machine Learning and Systems (EuroMLSys)euromlsys.eu1030", "#FPGAquestion I've fought with the Vivado IP packager to get an RTL kernel for Vitis and it won  Did anyone try packaging a large RTL project with many IP cores as an .xo? Any words of advice?"]}