<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4757" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4757{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4757{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4757{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4757{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t5_4757{left:540px;bottom:998px;letter-spacing:-0.14px;}
#t6_4757{left:82px;bottom:973px;letter-spacing:-0.17px;}
#t7_4757{left:139px;bottom:973px;letter-spacing:-0.17px;}
#t8_4757{left:190px;bottom:973px;letter-spacing:-0.15px;}
#t9_4757{left:446px;bottom:973px;letter-spacing:-0.13px;}
#ta_4757{left:540px;bottom:973px;letter-spacing:-0.11px;}
#tb_4757{left:190px;bottom:949px;letter-spacing:-0.1px;}
#tc_4757{left:446px;bottom:949px;letter-spacing:-0.14px;}
#td_4757{left:540px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_4757{left:540px;bottom:927px;letter-spacing:-0.11px;}
#tf_4757{left:190px;bottom:903px;letter-spacing:-0.1px;}
#tg_4757{left:446px;bottom:903px;letter-spacing:-0.14px;}
#th_4757{left:540px;bottom:903px;letter-spacing:-0.14px;}
#ti_4757{left:190px;bottom:878px;letter-spacing:-0.14px;}
#tj_4757{left:446px;bottom:878px;letter-spacing:-0.14px;}
#tk_4757{left:540px;bottom:878px;letter-spacing:-0.12px;}
#tl_4757{left:540px;bottom:857px;letter-spacing:-0.1px;word-spacing:-0.32px;}
#tm_4757{left:540px;bottom:840px;letter-spacing:-0.11px;}
#tn_4757{left:540px;bottom:823px;letter-spacing:-0.11px;}
#to_4757{left:540px;bottom:807px;letter-spacing:-0.11px;}
#tp_4757{left:190px;bottom:782px;letter-spacing:-0.14px;}
#tq_4757{left:446px;bottom:782px;letter-spacing:-0.14px;}
#tr_4757{left:540px;bottom:782px;letter-spacing:-0.14px;}
#ts_4757{left:190px;bottom:758px;letter-spacing:-0.14px;}
#tt_4757{left:446px;bottom:758px;letter-spacing:-0.14px;}
#tu_4757{left:540px;bottom:758px;letter-spacing:-0.12px;}
#tv_4757{left:540px;bottom:736px;letter-spacing:-0.11px;}
#tw_4757{left:190px;bottom:712px;letter-spacing:-0.14px;}
#tx_4757{left:540px;bottom:712px;letter-spacing:-0.14px;}
#ty_4757{left:82px;bottom:687px;letter-spacing:-0.17px;}
#tz_4757{left:139px;bottom:687px;letter-spacing:-0.17px;}
#t10_4757{left:190px;bottom:687px;letter-spacing:-0.15px;}
#t11_4757{left:446px;bottom:687px;letter-spacing:-0.15px;}
#t12_4757{left:540px;bottom:687px;letter-spacing:-0.12px;}
#t13_4757{left:540px;bottom:666px;letter-spacing:-0.12px;}
#t14_4757{left:82px;bottom:642px;letter-spacing:-0.17px;}
#t15_4757{left:139px;bottom:642px;letter-spacing:-0.17px;}
#t16_4757{left:190px;bottom:642px;letter-spacing:-0.14px;}
#t17_4757{left:446px;bottom:642px;letter-spacing:-0.13px;}
#t18_4757{left:540px;bottom:642px;letter-spacing:-0.12px;}
#t19_4757{left:540px;bottom:620px;letter-spacing:-0.12px;}
#t1a_4757{left:82px;bottom:596px;letter-spacing:-0.17px;}
#t1b_4757{left:139px;bottom:596px;letter-spacing:-0.17px;}
#t1c_4757{left:190px;bottom:596px;letter-spacing:-0.15px;}
#t1d_4757{left:446px;bottom:596px;letter-spacing:-0.15px;}
#t1e_4757{left:540px;bottom:596px;letter-spacing:-0.12px;}
#t1f_4757{left:540px;bottom:574px;letter-spacing:-0.12px;}
#t1g_4757{left:82px;bottom:550px;letter-spacing:-0.17px;}
#t1h_4757{left:139px;bottom:550px;letter-spacing:-0.17px;}
#t1i_4757{left:190px;bottom:550px;letter-spacing:-0.14px;}
#t1j_4757{left:446px;bottom:550px;letter-spacing:-0.14px;}
#t1k_4757{left:540px;bottom:550px;letter-spacing:-0.11px;}
#t1l_4757{left:540px;bottom:529px;letter-spacing:-0.12px;}
#t1m_4757{left:82px;bottom:504px;letter-spacing:-0.17px;}
#t1n_4757{left:139px;bottom:504px;letter-spacing:-0.16px;}
#t1o_4757{left:190px;bottom:504px;letter-spacing:-0.14px;}
#t1p_4757{left:446px;bottom:504px;letter-spacing:-0.12px;}
#t1q_4757{left:540px;bottom:504px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_4757{left:540px;bottom:487px;letter-spacing:-0.13px;}
#t1s_4757{left:540px;bottom:466px;letter-spacing:-0.12px;}
#t1t_4757{left:190px;bottom:441px;}
#t1u_4757{left:540px;bottom:441px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_4757{left:540px;bottom:420px;letter-spacing:-0.12px;word-spacing:-0.75px;}
#t1w_4757{left:540px;bottom:403px;letter-spacing:-0.11px;}
#t1x_4757{left:540px;bottom:386px;letter-spacing:-0.13px;}
#t1y_4757{left:190px;bottom:362px;}
#t1z_4757{left:540px;bottom:362px;letter-spacing:-0.12px;}
#t20_4757{left:540px;bottom:341px;letter-spacing:-0.12px;}
#t21_4757{left:540px;bottom:324px;letter-spacing:-0.12px;}
#t22_4757{left:190px;bottom:299px;letter-spacing:-0.11px;}
#t23_4757{left:540px;bottom:299px;letter-spacing:-0.14px;}
#t24_4757{left:190px;bottom:275px;}
#t25_4757{left:540px;bottom:275px;letter-spacing:-0.11px;}
#t26_4757{left:540px;bottom:254px;letter-spacing:-0.12px;}
#t27_4757{left:540px;bottom:237px;letter-spacing:-0.12px;}
#t28_4757{left:540px;bottom:220px;letter-spacing:-0.11px;}
#t29_4757{left:190px;bottom:195px;}
#t2a_4757{left:540px;bottom:195px;letter-spacing:-0.12px;}
#t2b_4757{left:540px;bottom:179px;letter-spacing:-0.12px;}
#t2c_4757{left:540px;bottom:157px;letter-spacing:-0.12px;}
#t2d_4757{left:540px;bottom:140px;letter-spacing:-0.12px;}
#t2e_4757{left:540px;bottom:124px;letter-spacing:-0.1px;}
#t2f_4757{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2g_4757{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2h_4757{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_4757{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2j_4757{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2k_4757{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t2l_4757{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2m_4757{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2n_4757{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4757{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4757{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4757{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4757" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4757Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4757" style="-webkit-user-select: none;"><object width="935" height="1210" data="4757/4757.svg" type="image/svg+xml" id="pdf4757" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4757" class="t s1_4757">Vol. 4 </span><span id="t2_4757" class="t s1_4757">2-235 </span>
<span id="t3_4757" class="t s2_4757">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4757" class="t s3_4757">63:N </span><span id="t5_4757" class="t s3_4757">Reserved </span>
<span id="t6_4757" class="t s3_4757">606H </span><span id="t7_4757" class="t s3_4757">1542 </span><span id="t8_4757" class="t s3_4757">MSR_RAPL_POWER_UNIT </span><span id="t9_4757" class="t s3_4757">Package </span><span id="ta_4757" class="t s3_4757">Unit Multipliers Used in RAPL Interfaces (R/O) </span>
<span id="tb_4757" class="t s3_4757">3:0 </span><span id="tc_4757" class="t s3_4757">Package </span><span id="td_4757" class="t s3_4757">Power Units </span>
<span id="te_4757" class="t s3_4757">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="tf_4757" class="t s3_4757">7:4 </span><span id="tg_4757" class="t s3_4757">Package </span><span id="th_4757" class="t s3_4757">Reserved </span>
<span id="ti_4757" class="t s3_4757">12:8 </span><span id="tj_4757" class="t s3_4757">Package </span><span id="tk_4757" class="t s3_4757">Energy Status Units </span>
<span id="tl_4757" class="t s3_4757">Energy related information (in Joules) is based on the </span>
<span id="tm_4757" class="t s3_4757">multiplier, 1/2^ESU; where ESU is an unsigned </span>
<span id="tn_4757" class="t s3_4757">integer represented by bits 12:8. Default value is </span>
<span id="to_4757" class="t s3_4757">0EH (or 61 micro-joules). </span>
<span id="tp_4757" class="t s3_4757">15:13 </span><span id="tq_4757" class="t s3_4757">Package </span><span id="tr_4757" class="t s3_4757">Reserved </span>
<span id="ts_4757" class="t s3_4757">19:16 </span><span id="tt_4757" class="t s3_4757">Package </span><span id="tu_4757" class="t s3_4757">Time Units </span>
<span id="tv_4757" class="t s3_4757">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="tw_4757" class="t s3_4757">63:20 </span><span id="tx_4757" class="t s3_4757">Reserved </span>
<span id="ty_4757" class="t s3_4757">639H </span><span id="tz_4757" class="t s3_4757">1593 </span><span id="t10_4757" class="t s3_4757">MSR_PP0_ENERGY_STATUS </span><span id="t11_4757" class="t s3_4757">Package </span><span id="t12_4757" class="t s3_4757">PP0 Energy Status (R/O) </span>
<span id="t13_4757" class="t s3_4757">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t14_4757" class="t s3_4757">640H </span><span id="t15_4757" class="t s3_4757">1600 </span><span id="t16_4757" class="t s3_4757">MSR_PP1_POWER_LIMIT </span><span id="t17_4757" class="t s3_4757">Package </span><span id="t18_4757" class="t s3_4757">PP1 RAPL Power Limit Control (R/W) </span>
<span id="t19_4757" class="t s3_4757">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1a_4757" class="t s3_4757">641H </span><span id="t1b_4757" class="t s3_4757">1601 </span><span id="t1c_4757" class="t s3_4757">MSR_PP1_ENERGY_STATUS </span><span id="t1d_4757" class="t s3_4757">Package </span><span id="t1e_4757" class="t s3_4757">PP1 Energy Status (R/O) </span>
<span id="t1f_4757" class="t s3_4757">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1g_4757" class="t s3_4757">642H </span><span id="t1h_4757" class="t s3_4757">1602 </span><span id="t1i_4757" class="t s3_4757">MSR_PP1_POLICY </span><span id="t1j_4757" class="t s3_4757">Package </span><span id="t1k_4757" class="t s3_4757">PP1 Balance Policy (R/W) </span>
<span id="t1l_4757" class="t s3_4757">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1m_4757" class="t s3_4757">690H </span><span id="t1n_4757" class="t s3_4757">1680 </span><span id="t1o_4757" class="t s3_4757">MSR_CORE_PERF_LIMIT_REASONS </span><span id="t1p_4757" class="t s3_4757">Package </span><span id="t1q_4757" class="t s3_4757">Indicator of Frequency Clipping in Processor Cores </span>
<span id="t1r_4757" class="t s3_4757">(R/W) </span>
<span id="t1s_4757" class="t s3_4757">(Frequency refers to processor core frequency.) </span>
<span id="t1t_4757" class="t s3_4757">0 </span><span id="t1u_4757" class="t s3_4757">PROCHOT Status (R0) </span>
<span id="t1v_4757" class="t s3_4757">When set, processor core frequency is reduced below </span>
<span id="t1w_4757" class="t s3_4757">the operating system request due to assertion of </span>
<span id="t1x_4757" class="t s3_4757">external PROCHOT. </span>
<span id="t1y_4757" class="t s3_4757">1 </span><span id="t1z_4757" class="t s3_4757">Thermal Status (R0) </span>
<span id="t20_4757" class="t s3_4757">When set, frequency is reduced below the operating </span>
<span id="t21_4757" class="t s3_4757">system request due to a thermal event. </span>
<span id="t22_4757" class="t s3_4757">3:2 </span><span id="t23_4757" class="t s3_4757">Reserved </span>
<span id="t24_4757" class="t s3_4757">4 </span><span id="t25_4757" class="t s3_4757">Graphics Driver Status (R0) </span>
<span id="t26_4757" class="t s3_4757">When set, frequency is reduced below the operating </span>
<span id="t27_4757" class="t s3_4757">system request due to Processor Graphics driver </span>
<span id="t28_4757" class="t s3_4757">override. </span>
<span id="t29_4757" class="t s3_4757">5 </span><span id="t2a_4757" class="t s3_4757">Autonomous Utilization-Based Frequency Control </span>
<span id="t2b_4757" class="t s3_4757">Status (R0) </span>
<span id="t2c_4757" class="t s3_4757">When set, frequency is reduced below the operating </span>
<span id="t2d_4757" class="t s3_4757">system request because the processor has detected </span>
<span id="t2e_4757" class="t s3_4757">that utilization is low. </span>
<span id="t2f_4757" class="t s4_4757">Table 2-30. </span><span id="t2g_4757" class="t s4_4757">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t2h_4757" class="t s5_4757">Register </span>
<span id="t2i_4757" class="t s5_4757">Address </span><span id="t2j_4757" class="t s5_4757">Register Name / Bit Fields </span><span id="t2k_4757" class="t s5_4757">Scope </span><span id="t2l_4757" class="t s5_4757">Bit Description </span>
<span id="t2m_4757" class="t s5_4757">Hex </span><span id="t2n_4757" class="t s5_4757">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
