{"vcs1":{"timestamp_begin":1684275589.773900936, "rt":1.43, "ut":0.53, "st":0.22}}
{"vcselab":{"timestamp_begin":1684275591.291747921, "rt":1.27, "ut":0.50, "st":0.17}}
{"link":{"timestamp_begin":1684275592.630441880, "rt":0.48, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684275589.094553057}
{"VCS_COMP_START_TIME": 1684275589.094553057}
{"VCS_COMP_END_TIME": 1684275594.676166943}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 220992}}
