-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity em2calo_sumem is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    emcalo_0_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_1_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_2_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_3_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_4_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_5_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_6_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_7_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_8_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_9_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    isEM_0_read : IN STD_LOGIC;
    isEM_1_read : IN STD_LOGIC;
    isEM_2_read : IN STD_LOGIC;
    isEM_3_read : IN STD_LOGIC;
    isEM_4_read : IN STD_LOGIC;
    isEM_5_read : IN STD_LOGIC;
    isEM_6_read : IN STD_LOGIC;
    isEM_7_read : IN STD_LOGIC;
    isEM_8_read : IN STD_LOGIC;
    isEM_9_read : IN STD_LOGIC;
    em_had_link_bit_0_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_1_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_2_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_3_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_4_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_5_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_6_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_7_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_8_V : IN STD_LOGIC_VECTOR (9 downto 0);
    em_had_link_bit_9_V : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of em2calo_sumem is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_0_2_0_1_fu_308_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_1_reg_3038 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_1_fu_354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_1_reg_3045 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_1_fu_400_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_1_reg_3052 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_1_fu_446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_1_reg_3059 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_1_fu_492_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_1_reg_3066 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_1_fu_538_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_1_reg_3073 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_1_fu_584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_1_reg_3080 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_1_fu_630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_1_reg_3087 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_1_fu_676_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_1_reg_3094 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_1_fu_722_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_1_reg_3101 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_3_fu_771_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_3_reg_3108 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_0_2_1_3_fu_828_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_3_reg_3115 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_3_fu_885_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_3_reg_3122 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_3_fu_942_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_3_reg_3129 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_3_fu_999_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_3_reg_3136 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_3_fu_1056_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_3_reg_3143 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_3_fu_1113_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_3_reg_3150 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_3_fu_1170_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_3_reg_3157 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_3_fu_1227_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_3_reg_3164 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_3_fu_1284_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_3_reg_3171 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_5_fu_1333_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_5_reg_3178 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_0_2_1_5_fu_1390_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_5_reg_3185 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_5_fu_1447_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_5_reg_3192 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_5_fu_1504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_5_reg_3199 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_5_fu_1561_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_5_reg_3206 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_5_fu_1618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_5_reg_3213 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_5_fu_1675_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_5_reg_3220 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_5_fu_1732_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_5_reg_3227 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_5_fu_1789_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_5_reg_3234 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_5_fu_1846_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_5_reg_3241 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_7_fu_1895_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_7_reg_3248 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_0_2_1_7_fu_1952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_7_reg_3255 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_7_fu_2009_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_7_reg_3262 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_7_fu_2066_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_7_reg_3269 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_7_fu_2123_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_7_reg_3276 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_7_fu_2180_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_7_reg_3283 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_7_fu_2237_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_7_reg_3290 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_7_fu_2294_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_7_reg_3297 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_7_fu_2351_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_7_reg_3304 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_7_fu_2408_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_7_reg_3311 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_2_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_3_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_4_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_5_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_6_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_7_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_8_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_emcalo_9_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_isEM_2_read : STD_LOGIC;
    signal ap_port_reg_isEM_3_read : STD_LOGIC;
    signal ap_port_reg_isEM_4_read : STD_LOGIC;
    signal ap_port_reg_isEM_5_read : STD_LOGIC;
    signal ap_port_reg_isEM_6_read : STD_LOGIC;
    signal ap_port_reg_isEM_7_read : STD_LOGIC;
    signal ap_port_reg_isEM_8_read : STD_LOGIC;
    signal ap_port_reg_isEM_9_read : STD_LOGIC;
    signal ap_port_reg_em_had_link_bit_2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_3_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_4_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_5_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_6_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_7_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_8_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_em_had_link_bit_9_V : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal p_read_s_fu_274_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_270_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_s_fu_274_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_fu_282_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_1_0_2_fu_300_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_1_fu_294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_666_fu_290_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_1_0_2_fu_300_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_675_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_1_fu_324_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_1_0_2_1_fu_346_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_1_fu_340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_676_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_1_0_2_1_fu_346_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_685_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_2_fu_370_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_1_0_2_2_fu_392_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_1_fu_386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_686_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_1_0_2_2_fu_392_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_695_fu_408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_3_fu_416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_1_0_2_3_fu_438_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_1_fu_432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_696_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_1_0_2_3_fu_438_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_705_fu_454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_4_fu_462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_1_0_2_4_fu_484_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_1_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_706_fu_470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_1_0_2_4_fu_484_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_715_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_5_fu_508_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_1_0_2_5_fu_530_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_1_fu_524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_716_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_1_0_2_5_fu_530_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_725_fu_546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_6_fu_554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_1_0_2_6_fu_576_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_1_fu_570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_726_fu_562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_1_0_2_6_fu_576_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_735_fu_592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_7_fu_600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_1_0_2_7_fu_622_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_1_fu_616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_736_fu_608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_1_0_2_7_fu_622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_745_fu_638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_8_fu_646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_1_0_2_8_fu_668_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_1_fu_662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_746_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_1_0_2_8_fu_668_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_755_fu_684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_9_fu_692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_1_0_2_9_fu_714_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_1_fu_708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_756_fu_700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_1_0_2_9_fu_714_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_2_0_2_0_1_fu_739_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_2_fu_734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_667_fu_730_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_2_0_2_0_1_fu_739_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_2_fu_746_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_3_0_2_0_2_fu_763_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_3_fu_757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_668_fu_753_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_3_0_2_0_2_fu_763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_2_0_2_1_1_fu_792_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_2_fu_787_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_677_fu_779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_2_0_2_1_1_fu_792_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_2_fu_799_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_3_0_2_1_2_fu_820_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_3_fu_814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_678_fu_806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_3_0_2_1_2_fu_820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_2_0_2_2_1_fu_849_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_2_fu_844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_687_fu_836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_2_0_2_2_1_fu_849_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_2_fu_856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_3_0_2_2_2_fu_877_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_3_fu_871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_688_fu_863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_3_0_2_2_2_fu_877_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_2_0_2_3_1_fu_906_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_2_fu_901_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_697_fu_893_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_2_0_2_3_1_fu_906_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_2_fu_913_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_3_0_2_3_2_fu_934_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_3_fu_928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_698_fu_920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_3_0_2_3_2_fu_934_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_2_0_2_4_1_fu_963_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_2_fu_958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_707_fu_950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_2_0_2_4_1_fu_963_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_2_fu_970_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_3_0_2_4_2_fu_991_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_3_fu_985_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_708_fu_977_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_3_0_2_4_2_fu_991_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_2_0_2_5_1_fu_1020_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_2_fu_1015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_717_fu_1007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_2_0_2_5_1_fu_1020_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_2_fu_1027_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_3_0_2_5_2_fu_1048_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_3_fu_1042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_718_fu_1034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_3_0_2_5_2_fu_1048_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_2_0_2_6_1_fu_1077_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_2_fu_1072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_727_fu_1064_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_2_0_2_6_1_fu_1077_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_2_fu_1084_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_3_0_2_6_2_fu_1105_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_3_fu_1099_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_728_fu_1091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_3_0_2_6_2_fu_1105_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_2_0_2_7_1_fu_1134_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_2_fu_1129_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_737_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_2_0_2_7_1_fu_1134_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_2_fu_1141_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_3_0_2_7_2_fu_1162_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_3_fu_1156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_738_fu_1148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_3_0_2_7_2_fu_1162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_2_0_2_8_1_fu_1191_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_2_fu_1186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_747_fu_1178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_2_0_2_8_1_fu_1191_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_2_fu_1198_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_3_0_2_8_2_fu_1219_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_3_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_748_fu_1205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_3_0_2_8_2_fu_1219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_2_0_2_9_1_fu_1248_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_2_fu_1243_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_757_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_2_0_2_9_1_fu_1248_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_2_fu_1255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_3_0_2_9_2_fu_1276_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_3_fu_1270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_758_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_3_0_2_9_2_fu_1276_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_4_0_2_0_3_fu_1301_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_4_fu_1296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_669_fu_1292_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_4_0_2_0_3_fu_1301_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_4_fu_1308_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_5_0_2_0_4_fu_1325_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_5_fu_1319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_670_fu_1315_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_5_0_2_0_4_fu_1325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_4_0_2_1_3_fu_1354_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_4_fu_1349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_679_fu_1341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_4_0_2_1_3_fu_1354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_4_fu_1361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_5_0_2_1_4_fu_1382_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_5_fu_1376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_680_fu_1368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_5_0_2_1_4_fu_1382_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_4_0_2_2_3_fu_1411_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_4_fu_1406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_689_fu_1398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_4_0_2_2_3_fu_1411_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_4_fu_1418_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_5_0_2_2_4_fu_1439_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_5_fu_1433_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_690_fu_1425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_5_0_2_2_4_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_4_0_2_3_3_fu_1468_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_4_fu_1463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_699_fu_1455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_4_0_2_3_3_fu_1468_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_4_fu_1475_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_5_0_2_3_4_fu_1496_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_5_fu_1490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_700_fu_1482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_5_0_2_3_4_fu_1496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_4_0_2_4_3_fu_1525_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_4_fu_1520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_709_fu_1512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_4_0_2_4_3_fu_1525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_4_fu_1532_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_5_0_2_4_4_fu_1553_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_5_fu_1547_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_710_fu_1539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_5_0_2_4_4_fu_1553_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_4_0_2_5_3_fu_1582_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_4_fu_1577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_719_fu_1569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_4_0_2_5_3_fu_1582_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_4_fu_1589_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_5_0_2_5_4_fu_1610_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_5_fu_1604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_720_fu_1596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_5_0_2_5_4_fu_1610_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_4_0_2_6_3_fu_1639_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_4_fu_1634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_729_fu_1626_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_4_0_2_6_3_fu_1639_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_4_fu_1646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_5_0_2_6_4_fu_1667_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_5_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_730_fu_1653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_5_0_2_6_4_fu_1667_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_4_0_2_7_3_fu_1696_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_4_fu_1691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_739_fu_1683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_4_0_2_7_3_fu_1696_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_4_fu_1703_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_5_0_2_7_4_fu_1724_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_5_fu_1718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_740_fu_1710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_5_0_2_7_4_fu_1724_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_4_0_2_8_3_fu_1753_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_4_fu_1748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_749_fu_1740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_4_0_2_8_3_fu_1753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_4_fu_1760_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_5_0_2_8_4_fu_1781_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_5_fu_1775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_750_fu_1767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_5_0_2_8_4_fu_1781_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_4_0_2_9_3_fu_1810_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_4_fu_1805_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_759_fu_1797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_4_0_2_9_3_fu_1810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_4_fu_1817_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_5_0_2_9_4_fu_1838_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_5_fu_1832_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_760_fu_1824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_5_0_2_9_4_fu_1838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_6_0_2_0_5_fu_1863_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_6_fu_1858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_671_fu_1854_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_6_0_2_0_5_fu_1863_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_6_fu_1870_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_7_0_2_0_6_fu_1887_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_7_fu_1881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_672_fu_1877_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_7_0_2_0_6_fu_1887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_6_0_2_1_5_fu_1916_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_6_fu_1911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_681_fu_1903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_6_0_2_1_5_fu_1916_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_6_fu_1923_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_7_0_2_1_6_fu_1944_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_7_fu_1938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_682_fu_1930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_7_0_2_1_6_fu_1944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_6_0_2_2_5_fu_1973_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_6_fu_1968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_691_fu_1960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_6_0_2_2_5_fu_1973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_6_fu_1980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_7_0_2_2_6_fu_2001_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_7_fu_1995_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_692_fu_1987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_7_0_2_2_6_fu_2001_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_6_0_2_3_5_fu_2030_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_6_fu_2025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_701_fu_2017_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_6_0_2_3_5_fu_2030_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_6_fu_2037_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_7_0_2_3_6_fu_2058_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_7_fu_2052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_702_fu_2044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_7_0_2_3_6_fu_2058_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_6_0_2_4_5_fu_2087_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_6_fu_2082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_711_fu_2074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_6_0_2_4_5_fu_2087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_6_fu_2094_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_7_0_2_4_6_fu_2115_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_7_fu_2109_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_712_fu_2101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_7_0_2_4_6_fu_2115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_6_0_2_5_5_fu_2144_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_6_fu_2139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_721_fu_2131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_6_0_2_5_5_fu_2144_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_6_fu_2151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_7_0_2_5_6_fu_2172_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_7_fu_2166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_722_fu_2158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_7_0_2_5_6_fu_2172_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_6_0_2_6_5_fu_2201_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_6_fu_2196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_731_fu_2188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_6_0_2_6_5_fu_2201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_6_fu_2208_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_7_0_2_6_6_fu_2229_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_7_fu_2223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_732_fu_2215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_7_0_2_6_6_fu_2229_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_6_0_2_7_5_fu_2258_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_6_fu_2253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_741_fu_2245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_6_0_2_7_5_fu_2258_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_6_fu_2265_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_7_0_2_7_6_fu_2286_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_7_fu_2280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_742_fu_2272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_7_0_2_7_6_fu_2286_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_6_0_2_8_5_fu_2315_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_6_fu_2310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_751_fu_2302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_6_0_2_8_5_fu_2315_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_6_fu_2322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_7_0_2_8_6_fu_2343_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_7_fu_2337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_752_fu_2329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_7_0_2_8_6_fu_2343_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_6_0_2_9_5_fu_2372_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_6_fu_2367_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_761_fu_2359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_6_0_2_9_5_fu_2372_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_6_fu_2379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_7_0_2_9_6_fu_2400_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_7_fu_2394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_762_fu_2386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_7_0_2_9_6_fu_2400_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_8_0_2_0_7_fu_2425_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_8_fu_2420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_673_fu_2416_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_8_0_2_0_7_fu_2425_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_0_8_fu_2432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_0_9_0_2_0_8_fu_2449_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_9_fu_2443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_674_fu_2439_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_9_0_2_0_8_fu_2449_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_8_0_2_1_7_fu_2478_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_8_fu_2473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_683_fu_2465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_8_0_2_1_7_fu_2478_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_1_8_fu_2485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_1_9_0_2_1_8_fu_2506_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_9_fu_2500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_684_fu_2492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_9_0_2_1_8_fu_2506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_8_0_2_2_7_fu_2535_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_8_fu_2530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_693_fu_2522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_8_0_2_2_7_fu_2535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_2_8_fu_2542_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_2_9_0_2_2_8_fu_2563_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_9_fu_2557_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_694_fu_2549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_9_0_2_2_8_fu_2563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_8_0_2_3_7_fu_2592_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_8_fu_2587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_703_fu_2579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_8_0_2_3_7_fu_2592_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_3_8_fu_2599_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_3_9_0_2_3_8_fu_2620_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_9_fu_2614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_704_fu_2606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_9_0_2_3_8_fu_2620_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_8_0_2_4_7_fu_2649_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_8_fu_2644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_713_fu_2636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_8_0_2_4_7_fu_2649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_4_8_fu_2656_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_4_9_0_2_4_8_fu_2677_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_9_fu_2671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_714_fu_2663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_9_0_2_4_8_fu_2677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_8_0_2_5_7_fu_2706_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_8_fu_2701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_723_fu_2693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_8_0_2_5_7_fu_2706_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_5_8_fu_2713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_5_9_0_2_5_8_fu_2734_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_9_fu_2728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_724_fu_2720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_5_9_0_2_5_8_fu_2734_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_8_0_2_6_7_fu_2763_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_8_fu_2758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_733_fu_2750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_8_0_2_6_7_fu_2763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_6_8_fu_2770_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_6_9_0_2_6_8_fu_2791_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_9_fu_2785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_734_fu_2777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_6_9_0_2_6_8_fu_2791_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_8_0_2_7_7_fu_2820_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_8_fu_2815_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_743_fu_2807_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_8_0_2_7_7_fu_2820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_7_8_fu_2827_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_7_9_0_2_7_8_fu_2848_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_9_fu_2842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_744_fu_2834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_7_9_0_2_7_8_fu_2848_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_8_0_2_8_7_fu_2877_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_8_fu_2872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_753_fu_2864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_8_0_2_8_7_fu_2877_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_8_8_fu_2884_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_8_9_0_2_8_8_fu_2905_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_9_fu_2899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_754_fu_2891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_8_9_0_2_8_8_fu_2905_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_8_0_2_9_7_fu_2934_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_8_fu_2929_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_763_fu_2921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_8_0_2_9_7_fu_2934_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_2_9_8_fu_2941_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_V_9_9_0_2_9_8_fu_2962_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_9_fu_2956_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_764_fu_2948_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_9_9_0_2_9_8_fu_2962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_0_V_write_ass_fu_2457_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_1_V_write_ass_fu_2514_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_2_V_write_ass_fu_2571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_3_V_write_ass_fu_2628_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_4_V_write_ass_fu_2685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_5_V_write_ass_fu_2742_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_6_V_write_ass_fu_2799_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_7_V_write_ass_fu_2856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_8_V_write_ass_fu_2913_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumem_9_V_write_ass_fu_2970_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                ap_port_reg_em_had_link_bit_2_V <= em_had_link_bit_2_V;
                ap_port_reg_em_had_link_bit_3_V <= em_had_link_bit_3_V;
                ap_port_reg_em_had_link_bit_4_V <= em_had_link_bit_4_V;
                ap_port_reg_em_had_link_bit_5_V <= em_had_link_bit_5_V;
                ap_port_reg_em_had_link_bit_6_V <= em_had_link_bit_6_V;
                ap_port_reg_em_had_link_bit_7_V <= em_had_link_bit_7_V;
                ap_port_reg_em_had_link_bit_8_V <= em_had_link_bit_8_V;
                ap_port_reg_em_had_link_bit_9_V <= em_had_link_bit_9_V;
                ap_port_reg_emcalo_2_hwPt_V_rea <= emcalo_2_hwPt_V_rea;
                ap_port_reg_emcalo_3_hwPt_V_rea <= emcalo_3_hwPt_V_rea;
                ap_port_reg_emcalo_4_hwPt_V_rea <= emcalo_4_hwPt_V_rea;
                ap_port_reg_emcalo_5_hwPt_V_rea <= emcalo_5_hwPt_V_rea;
                ap_port_reg_emcalo_6_hwPt_V_rea <= emcalo_6_hwPt_V_rea;
                ap_port_reg_emcalo_7_hwPt_V_rea <= emcalo_7_hwPt_V_rea;
                ap_port_reg_emcalo_8_hwPt_V_rea <= emcalo_8_hwPt_V_rea;
                ap_port_reg_emcalo_9_hwPt_V_rea <= emcalo_9_hwPt_V_rea;
                ap_port_reg_isEM_2_read <= isEM_2_read;
                ap_port_reg_isEM_3_read <= isEM_3_read;
                ap_port_reg_isEM_4_read <= isEM_4_read;
                ap_port_reg_isEM_5_read <= isEM_5_read;
                ap_port_reg_isEM_6_read <= isEM_6_read;
                ap_port_reg_isEM_7_read <= isEM_7_read;
                ap_port_reg_isEM_8_read <= isEM_8_read;
                ap_port_reg_isEM_9_read <= isEM_9_read;
                p_0_2_0_1_reg_3038 <= p_0_2_0_1_fu_308_p3;
                p_0_2_1_1_reg_3045 <= p_0_2_1_1_fu_354_p3;
                p_0_2_2_1_reg_3052 <= p_0_2_2_1_fu_400_p3;
                p_0_2_3_1_reg_3059 <= p_0_2_3_1_fu_446_p3;
                p_0_2_4_1_reg_3066 <= p_0_2_4_1_fu_492_p3;
                p_0_2_5_1_reg_3073 <= p_0_2_5_1_fu_538_p3;
                p_0_2_6_1_reg_3080 <= p_0_2_6_1_fu_584_p3;
                p_0_2_7_1_reg_3087 <= p_0_2_7_1_fu_630_p3;
                p_0_2_8_1_reg_3094 <= p_0_2_8_1_fu_676_p3;
                p_0_2_9_1_reg_3101 <= p_0_2_9_1_fu_722_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                p_0_2_0_3_reg_3108 <= p_0_2_0_3_fu_771_p3;
                p_0_2_1_3_reg_3115 <= p_0_2_1_3_fu_828_p3;
                p_0_2_2_3_reg_3122 <= p_0_2_2_3_fu_885_p3;
                p_0_2_3_3_reg_3129 <= p_0_2_3_3_fu_942_p3;
                p_0_2_4_3_reg_3136 <= p_0_2_4_3_fu_999_p3;
                p_0_2_5_3_reg_3143 <= p_0_2_5_3_fu_1056_p3;
                p_0_2_6_3_reg_3150 <= p_0_2_6_3_fu_1113_p3;
                p_0_2_7_3_reg_3157 <= p_0_2_7_3_fu_1170_p3;
                p_0_2_8_3_reg_3164 <= p_0_2_8_3_fu_1227_p3;
                p_0_2_9_3_reg_3171 <= p_0_2_9_3_fu_1284_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_0_2_0_5_reg_3178 <= p_0_2_0_5_fu_1333_p3;
                p_0_2_1_5_reg_3185 <= p_0_2_1_5_fu_1390_p3;
                p_0_2_2_5_reg_3192 <= p_0_2_2_5_fu_1447_p3;
                p_0_2_3_5_reg_3199 <= p_0_2_3_5_fu_1504_p3;
                p_0_2_4_5_reg_3206 <= p_0_2_4_5_fu_1561_p3;
                p_0_2_5_5_reg_3213 <= p_0_2_5_5_fu_1618_p3;
                p_0_2_6_5_reg_3220 <= p_0_2_6_5_fu_1675_p3;
                p_0_2_7_5_reg_3227 <= p_0_2_7_5_fu_1732_p3;
                p_0_2_8_5_reg_3234 <= p_0_2_8_5_fu_1789_p3;
                p_0_2_9_5_reg_3241 <= p_0_2_9_5_fu_1846_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                p_0_2_0_7_reg_3248 <= p_0_2_0_7_fu_1895_p3;
                p_0_2_1_7_reg_3255 <= p_0_2_1_7_fu_1952_p3;
                p_0_2_2_7_reg_3262 <= p_0_2_2_7_fu_2009_p3;
                p_0_2_3_7_reg_3269 <= p_0_2_3_7_fu_2066_p3;
                p_0_2_4_7_reg_3276 <= p_0_2_4_7_fu_2123_p3;
                p_0_2_5_7_reg_3283 <= p_0_2_5_7_fu_2180_p3;
                p_0_2_6_7_reg_3290 <= p_0_2_6_7_fu_2237_p3;
                p_0_2_7_7_reg_3297 <= p_0_2_7_7_fu_2294_p3;
                p_0_2_8_7_reg_3304 <= p_0_2_8_7_fu_2351_p3;
                p_0_2_9_7_reg_3311 <= p_0_2_9_7_fu_2408_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sumem_0_V_write_ass_fu_2457_p3;
    ap_return_1 <= sumem_1_V_write_ass_fu_2514_p3;
    ap_return_2 <= sumem_2_V_write_ass_fu_2571_p3;
    ap_return_3 <= sumem_3_V_write_ass_fu_2628_p3;
    ap_return_4 <= sumem_4_V_write_ass_fu_2685_p3;
    ap_return_5 <= sumem_5_V_write_ass_fu_2742_p3;
    ap_return_6 <= sumem_6_V_write_ass_fu_2799_p3;
    ap_return_7 <= sumem_7_V_write_ass_fu_2856_p3;
    ap_return_8 <= sumem_8_V_write_ass_fu_2913_p3;
    ap_return_9 <= sumem_9_V_write_ass_fu_2970_p3;
    p_0_2_0_1_fu_308_p3 <= 
        sum_V_0_1_0_2_fu_300_p3 when (tmp_666_fu_290_p1(0) = '1') else 
        p_0_2_fu_282_p3;
    p_0_2_0_2_fu_746_p3 <= 
        sum_V_0_2_0_2_0_1_fu_739_p3 when (tmp_667_fu_730_p1(0) = '1') else 
        p_0_2_0_1_reg_3038;
    p_0_2_0_3_fu_771_p3 <= 
        sum_V_0_3_0_2_0_2_fu_763_p3 when (tmp_668_fu_753_p1(0) = '1') else 
        p_0_2_0_2_fu_746_p3;
    p_0_2_0_4_fu_1308_p3 <= 
        sum_V_0_4_0_2_0_3_fu_1301_p3 when (tmp_669_fu_1292_p1(0) = '1') else 
        p_0_2_0_3_reg_3108;
    p_0_2_0_5_fu_1333_p3 <= 
        sum_V_0_5_0_2_0_4_fu_1325_p3 when (tmp_670_fu_1315_p1(0) = '1') else 
        p_0_2_0_4_fu_1308_p3;
    p_0_2_0_6_fu_1870_p3 <= 
        sum_V_0_6_0_2_0_5_fu_1863_p3 when (tmp_671_fu_1854_p1(0) = '1') else 
        p_0_2_0_5_reg_3178;
    p_0_2_0_7_fu_1895_p3 <= 
        sum_V_0_7_0_2_0_6_fu_1887_p3 when (tmp_672_fu_1877_p1(0) = '1') else 
        p_0_2_0_6_fu_1870_p3;
    p_0_2_0_8_fu_2432_p3 <= 
        sum_V_0_8_0_2_0_7_fu_2425_p3 when (tmp_673_fu_2416_p1(0) = '1') else 
        p_0_2_0_7_reg_3248;
    p_0_2_1_1_fu_354_p3 <= 
        sum_V_1_1_0_2_1_fu_346_p3 when (tmp_676_fu_332_p3(0) = '1') else 
        p_0_2_1_fu_324_p3;
    p_0_2_1_2_fu_799_p3 <= 
        sum_V_1_2_0_2_1_1_fu_792_p3 when (tmp_677_fu_779_p3(0) = '1') else 
        p_0_2_1_1_reg_3045;
    p_0_2_1_3_fu_828_p3 <= 
        sum_V_1_3_0_2_1_2_fu_820_p3 when (tmp_678_fu_806_p3(0) = '1') else 
        p_0_2_1_2_fu_799_p3;
    p_0_2_1_4_fu_1361_p3 <= 
        sum_V_1_4_0_2_1_3_fu_1354_p3 when (tmp_679_fu_1341_p3(0) = '1') else 
        p_0_2_1_3_reg_3115;
    p_0_2_1_5_fu_1390_p3 <= 
        sum_V_1_5_0_2_1_4_fu_1382_p3 when (tmp_680_fu_1368_p3(0) = '1') else 
        p_0_2_1_4_fu_1361_p3;
    p_0_2_1_6_fu_1923_p3 <= 
        sum_V_1_6_0_2_1_5_fu_1916_p3 when (tmp_681_fu_1903_p3(0) = '1') else 
        p_0_2_1_5_reg_3185;
    p_0_2_1_7_fu_1952_p3 <= 
        sum_V_1_7_0_2_1_6_fu_1944_p3 when (tmp_682_fu_1930_p3(0) = '1') else 
        p_0_2_1_6_fu_1923_p3;
    p_0_2_1_8_fu_2485_p3 <= 
        sum_V_1_8_0_2_1_7_fu_2478_p3 when (tmp_683_fu_2465_p3(0) = '1') else 
        p_0_2_1_7_reg_3255;
    p_0_2_1_fu_324_p3 <= 
        p_read_s_fu_274_p3 when (tmp_675_fu_316_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_2_1_fu_400_p3 <= 
        sum_V_2_1_0_2_2_fu_392_p3 when (tmp_686_fu_378_p3(0) = '1') else 
        p_0_2_2_fu_370_p3;
    p_0_2_2_2_fu_856_p3 <= 
        sum_V_2_2_0_2_2_1_fu_849_p3 when (tmp_687_fu_836_p3(0) = '1') else 
        p_0_2_2_1_reg_3052;
    p_0_2_2_3_fu_885_p3 <= 
        sum_V_2_3_0_2_2_2_fu_877_p3 when (tmp_688_fu_863_p3(0) = '1') else 
        p_0_2_2_2_fu_856_p3;
    p_0_2_2_4_fu_1418_p3 <= 
        sum_V_2_4_0_2_2_3_fu_1411_p3 when (tmp_689_fu_1398_p3(0) = '1') else 
        p_0_2_2_3_reg_3122;
    p_0_2_2_5_fu_1447_p3 <= 
        sum_V_2_5_0_2_2_4_fu_1439_p3 when (tmp_690_fu_1425_p3(0) = '1') else 
        p_0_2_2_4_fu_1418_p3;
    p_0_2_2_6_fu_1980_p3 <= 
        sum_V_2_6_0_2_2_5_fu_1973_p3 when (tmp_691_fu_1960_p3(0) = '1') else 
        p_0_2_2_5_reg_3192;
    p_0_2_2_7_fu_2009_p3 <= 
        sum_V_2_7_0_2_2_6_fu_2001_p3 when (tmp_692_fu_1987_p3(0) = '1') else 
        p_0_2_2_6_fu_1980_p3;
    p_0_2_2_8_fu_2542_p3 <= 
        sum_V_2_8_0_2_2_7_fu_2535_p3 when (tmp_693_fu_2522_p3(0) = '1') else 
        p_0_2_2_7_reg_3262;
    p_0_2_2_fu_370_p3 <= 
        p_read_s_fu_274_p3 when (tmp_685_fu_362_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_3_1_fu_446_p3 <= 
        sum_V_3_1_0_2_3_fu_438_p3 when (tmp_696_fu_424_p3(0) = '1') else 
        p_0_2_3_fu_416_p3;
    p_0_2_3_2_fu_913_p3 <= 
        sum_V_3_2_0_2_3_1_fu_906_p3 when (tmp_697_fu_893_p3(0) = '1') else 
        p_0_2_3_1_reg_3059;
    p_0_2_3_3_fu_942_p3 <= 
        sum_V_3_3_0_2_3_2_fu_934_p3 when (tmp_698_fu_920_p3(0) = '1') else 
        p_0_2_3_2_fu_913_p3;
    p_0_2_3_4_fu_1475_p3 <= 
        sum_V_3_4_0_2_3_3_fu_1468_p3 when (tmp_699_fu_1455_p3(0) = '1') else 
        p_0_2_3_3_reg_3129;
    p_0_2_3_5_fu_1504_p3 <= 
        sum_V_3_5_0_2_3_4_fu_1496_p3 when (tmp_700_fu_1482_p3(0) = '1') else 
        p_0_2_3_4_fu_1475_p3;
    p_0_2_3_6_fu_2037_p3 <= 
        sum_V_3_6_0_2_3_5_fu_2030_p3 when (tmp_701_fu_2017_p3(0) = '1') else 
        p_0_2_3_5_reg_3199;
    p_0_2_3_7_fu_2066_p3 <= 
        sum_V_3_7_0_2_3_6_fu_2058_p3 when (tmp_702_fu_2044_p3(0) = '1') else 
        p_0_2_3_6_fu_2037_p3;
    p_0_2_3_8_fu_2599_p3 <= 
        sum_V_3_8_0_2_3_7_fu_2592_p3 when (tmp_703_fu_2579_p3(0) = '1') else 
        p_0_2_3_7_reg_3269;
    p_0_2_3_fu_416_p3 <= 
        p_read_s_fu_274_p3 when (tmp_695_fu_408_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_4_1_fu_492_p3 <= 
        sum_V_4_1_0_2_4_fu_484_p3 when (tmp_706_fu_470_p3(0) = '1') else 
        p_0_2_4_fu_462_p3;
    p_0_2_4_2_fu_970_p3 <= 
        sum_V_4_2_0_2_4_1_fu_963_p3 when (tmp_707_fu_950_p3(0) = '1') else 
        p_0_2_4_1_reg_3066;
    p_0_2_4_3_fu_999_p3 <= 
        sum_V_4_3_0_2_4_2_fu_991_p3 when (tmp_708_fu_977_p3(0) = '1') else 
        p_0_2_4_2_fu_970_p3;
    p_0_2_4_4_fu_1532_p3 <= 
        sum_V_4_4_0_2_4_3_fu_1525_p3 when (tmp_709_fu_1512_p3(0) = '1') else 
        p_0_2_4_3_reg_3136;
    p_0_2_4_5_fu_1561_p3 <= 
        sum_V_4_5_0_2_4_4_fu_1553_p3 when (tmp_710_fu_1539_p3(0) = '1') else 
        p_0_2_4_4_fu_1532_p3;
    p_0_2_4_6_fu_2094_p3 <= 
        sum_V_4_6_0_2_4_5_fu_2087_p3 when (tmp_711_fu_2074_p3(0) = '1') else 
        p_0_2_4_5_reg_3206;
    p_0_2_4_7_fu_2123_p3 <= 
        sum_V_4_7_0_2_4_6_fu_2115_p3 when (tmp_712_fu_2101_p3(0) = '1') else 
        p_0_2_4_6_fu_2094_p3;
    p_0_2_4_8_fu_2656_p3 <= 
        sum_V_4_8_0_2_4_7_fu_2649_p3 when (tmp_713_fu_2636_p3(0) = '1') else 
        p_0_2_4_7_reg_3276;
    p_0_2_4_fu_462_p3 <= 
        p_read_s_fu_274_p3 when (tmp_705_fu_454_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_5_1_fu_538_p3 <= 
        sum_V_5_1_0_2_5_fu_530_p3 when (tmp_716_fu_516_p3(0) = '1') else 
        p_0_2_5_fu_508_p3;
    p_0_2_5_2_fu_1027_p3 <= 
        sum_V_5_2_0_2_5_1_fu_1020_p3 when (tmp_717_fu_1007_p3(0) = '1') else 
        p_0_2_5_1_reg_3073;
    p_0_2_5_3_fu_1056_p3 <= 
        sum_V_5_3_0_2_5_2_fu_1048_p3 when (tmp_718_fu_1034_p3(0) = '1') else 
        p_0_2_5_2_fu_1027_p3;
    p_0_2_5_4_fu_1589_p3 <= 
        sum_V_5_4_0_2_5_3_fu_1582_p3 when (tmp_719_fu_1569_p3(0) = '1') else 
        p_0_2_5_3_reg_3143;
    p_0_2_5_5_fu_1618_p3 <= 
        sum_V_5_5_0_2_5_4_fu_1610_p3 when (tmp_720_fu_1596_p3(0) = '1') else 
        p_0_2_5_4_fu_1589_p3;
    p_0_2_5_6_fu_2151_p3 <= 
        sum_V_5_6_0_2_5_5_fu_2144_p3 when (tmp_721_fu_2131_p3(0) = '1') else 
        p_0_2_5_5_reg_3213;
    p_0_2_5_7_fu_2180_p3 <= 
        sum_V_5_7_0_2_5_6_fu_2172_p3 when (tmp_722_fu_2158_p3(0) = '1') else 
        p_0_2_5_6_fu_2151_p3;
    p_0_2_5_8_fu_2713_p3 <= 
        sum_V_5_8_0_2_5_7_fu_2706_p3 when (tmp_723_fu_2693_p3(0) = '1') else 
        p_0_2_5_7_reg_3283;
    p_0_2_5_fu_508_p3 <= 
        p_read_s_fu_274_p3 when (tmp_715_fu_500_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_6_1_fu_584_p3 <= 
        sum_V_6_1_0_2_6_fu_576_p3 when (tmp_726_fu_562_p3(0) = '1') else 
        p_0_2_6_fu_554_p3;
    p_0_2_6_2_fu_1084_p3 <= 
        sum_V_6_2_0_2_6_1_fu_1077_p3 when (tmp_727_fu_1064_p3(0) = '1') else 
        p_0_2_6_1_reg_3080;
    p_0_2_6_3_fu_1113_p3 <= 
        sum_V_6_3_0_2_6_2_fu_1105_p3 when (tmp_728_fu_1091_p3(0) = '1') else 
        p_0_2_6_2_fu_1084_p3;
    p_0_2_6_4_fu_1646_p3 <= 
        sum_V_6_4_0_2_6_3_fu_1639_p3 when (tmp_729_fu_1626_p3(0) = '1') else 
        p_0_2_6_3_reg_3150;
    p_0_2_6_5_fu_1675_p3 <= 
        sum_V_6_5_0_2_6_4_fu_1667_p3 when (tmp_730_fu_1653_p3(0) = '1') else 
        p_0_2_6_4_fu_1646_p3;
    p_0_2_6_6_fu_2208_p3 <= 
        sum_V_6_6_0_2_6_5_fu_2201_p3 when (tmp_731_fu_2188_p3(0) = '1') else 
        p_0_2_6_5_reg_3220;
    p_0_2_6_7_fu_2237_p3 <= 
        sum_V_6_7_0_2_6_6_fu_2229_p3 when (tmp_732_fu_2215_p3(0) = '1') else 
        p_0_2_6_6_fu_2208_p3;
    p_0_2_6_8_fu_2770_p3 <= 
        sum_V_6_8_0_2_6_7_fu_2763_p3 when (tmp_733_fu_2750_p3(0) = '1') else 
        p_0_2_6_7_reg_3290;
    p_0_2_6_fu_554_p3 <= 
        p_read_s_fu_274_p3 when (tmp_725_fu_546_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_7_1_fu_630_p3 <= 
        sum_V_7_1_0_2_7_fu_622_p3 when (tmp_736_fu_608_p3(0) = '1') else 
        p_0_2_7_fu_600_p3;
    p_0_2_7_2_fu_1141_p3 <= 
        sum_V_7_2_0_2_7_1_fu_1134_p3 when (tmp_737_fu_1121_p3(0) = '1') else 
        p_0_2_7_1_reg_3087;
    p_0_2_7_3_fu_1170_p3 <= 
        sum_V_7_3_0_2_7_2_fu_1162_p3 when (tmp_738_fu_1148_p3(0) = '1') else 
        p_0_2_7_2_fu_1141_p3;
    p_0_2_7_4_fu_1703_p3 <= 
        sum_V_7_4_0_2_7_3_fu_1696_p3 when (tmp_739_fu_1683_p3(0) = '1') else 
        p_0_2_7_3_reg_3157;
    p_0_2_7_5_fu_1732_p3 <= 
        sum_V_7_5_0_2_7_4_fu_1724_p3 when (tmp_740_fu_1710_p3(0) = '1') else 
        p_0_2_7_4_fu_1703_p3;
    p_0_2_7_6_fu_2265_p3 <= 
        sum_V_7_6_0_2_7_5_fu_2258_p3 when (tmp_741_fu_2245_p3(0) = '1') else 
        p_0_2_7_5_reg_3227;
    p_0_2_7_7_fu_2294_p3 <= 
        sum_V_7_7_0_2_7_6_fu_2286_p3 when (tmp_742_fu_2272_p3(0) = '1') else 
        p_0_2_7_6_fu_2265_p3;
    p_0_2_7_8_fu_2827_p3 <= 
        sum_V_7_8_0_2_7_7_fu_2820_p3 when (tmp_743_fu_2807_p3(0) = '1') else 
        p_0_2_7_7_reg_3297;
    p_0_2_7_fu_600_p3 <= 
        p_read_s_fu_274_p3 when (tmp_735_fu_592_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_8_1_fu_676_p3 <= 
        sum_V_8_1_0_2_8_fu_668_p3 when (tmp_746_fu_654_p3(0) = '1') else 
        p_0_2_8_fu_646_p3;
    p_0_2_8_2_fu_1198_p3 <= 
        sum_V_8_2_0_2_8_1_fu_1191_p3 when (tmp_747_fu_1178_p3(0) = '1') else 
        p_0_2_8_1_reg_3094;
    p_0_2_8_3_fu_1227_p3 <= 
        sum_V_8_3_0_2_8_2_fu_1219_p3 when (tmp_748_fu_1205_p3(0) = '1') else 
        p_0_2_8_2_fu_1198_p3;
    p_0_2_8_4_fu_1760_p3 <= 
        sum_V_8_4_0_2_8_3_fu_1753_p3 when (tmp_749_fu_1740_p3(0) = '1') else 
        p_0_2_8_3_reg_3164;
    p_0_2_8_5_fu_1789_p3 <= 
        sum_V_8_5_0_2_8_4_fu_1781_p3 when (tmp_750_fu_1767_p3(0) = '1') else 
        p_0_2_8_4_fu_1760_p3;
    p_0_2_8_6_fu_2322_p3 <= 
        sum_V_8_6_0_2_8_5_fu_2315_p3 when (tmp_751_fu_2302_p3(0) = '1') else 
        p_0_2_8_5_reg_3234;
    p_0_2_8_7_fu_2351_p3 <= 
        sum_V_8_7_0_2_8_6_fu_2343_p3 when (tmp_752_fu_2329_p3(0) = '1') else 
        p_0_2_8_6_fu_2322_p3;
    p_0_2_8_8_fu_2884_p3 <= 
        sum_V_8_8_0_2_8_7_fu_2877_p3 when (tmp_753_fu_2864_p3(0) = '1') else 
        p_0_2_8_7_reg_3304;
    p_0_2_8_fu_646_p3 <= 
        p_read_s_fu_274_p3 when (tmp_745_fu_638_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_9_1_fu_722_p3 <= 
        sum_V_9_1_0_2_9_fu_714_p3 when (tmp_756_fu_700_p3(0) = '1') else 
        p_0_2_9_fu_692_p3;
    p_0_2_9_2_fu_1255_p3 <= 
        sum_V_9_2_0_2_9_1_fu_1248_p3 when (tmp_757_fu_1235_p3(0) = '1') else 
        p_0_2_9_1_reg_3101;
    p_0_2_9_3_fu_1284_p3 <= 
        sum_V_9_3_0_2_9_2_fu_1276_p3 when (tmp_758_fu_1262_p3(0) = '1') else 
        p_0_2_9_2_fu_1255_p3;
    p_0_2_9_4_fu_1817_p3 <= 
        sum_V_9_4_0_2_9_3_fu_1810_p3 when (tmp_759_fu_1797_p3(0) = '1') else 
        p_0_2_9_3_reg_3171;
    p_0_2_9_5_fu_1846_p3 <= 
        sum_V_9_5_0_2_9_4_fu_1838_p3 when (tmp_760_fu_1824_p3(0) = '1') else 
        p_0_2_9_4_fu_1817_p3;
    p_0_2_9_6_fu_2379_p3 <= 
        sum_V_9_6_0_2_9_5_fu_2372_p3 when (tmp_761_fu_2359_p3(0) = '1') else 
        p_0_2_9_5_reg_3241;
    p_0_2_9_7_fu_2408_p3 <= 
        sum_V_9_7_0_2_9_6_fu_2400_p3 when (tmp_762_fu_2386_p3(0) = '1') else 
        p_0_2_9_6_fu_2379_p3;
    p_0_2_9_8_fu_2941_p3 <= 
        sum_V_9_8_0_2_9_7_fu_2934_p3 when (tmp_763_fu_2921_p3(0) = '1') else 
        p_0_2_9_7_reg_3311;
    p_0_2_9_fu_692_p3 <= 
        p_read_s_fu_274_p3 when (tmp_755_fu_684_p3(0) = '1') else 
        ap_const_lv16_0;
    p_0_2_fu_282_p3 <= 
        p_read_s_fu_274_p3 when (tmp_fu_270_p1(0) = '1') else 
        ap_const_lv16_0;
    p_read_s_fu_274_p0 <= (0=>isEM_0_read, others=>'-');
    p_read_s_fu_274_p3 <= 
        emcalo_0_hwPt_V_rea when (p_read_s_fu_274_p0(0) = '1') else 
        ap_const_lv16_0;
    sum_V_0_1_0_2_fu_300_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_0_1_0_2_fu_300_p3 <= 
        sum_V_0_1_fu_294_p2 when (sum_V_0_1_0_2_fu_300_p0(0) = '1') else 
        p_0_2_fu_282_p3;
    sum_V_0_1_fu_294_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_fu_282_p3));
    sum_V_0_2_0_2_0_1_fu_739_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_0_2_0_2_0_1_fu_739_p3 <= 
        sum_V_0_2_fu_734_p2 when (sum_V_0_2_0_2_0_1_fu_739_p0(0) = '1') else 
        p_0_2_0_1_reg_3038;
    sum_V_0_2_fu_734_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_0_1_reg_3038));
    sum_V_0_3_0_2_0_2_fu_763_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_0_3_0_2_0_2_fu_763_p3 <= 
        sum_V_0_3_fu_757_p2 when (sum_V_0_3_0_2_0_2_fu_763_p0(0) = '1') else 
        p_0_2_0_2_fu_746_p3;
    sum_V_0_3_fu_757_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_0_2_fu_746_p3));
    sum_V_0_4_0_2_0_3_fu_1301_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_0_4_0_2_0_3_fu_1301_p3 <= 
        sum_V_0_4_fu_1296_p2 when (sum_V_0_4_0_2_0_3_fu_1301_p0(0) = '1') else 
        p_0_2_0_3_reg_3108;
    sum_V_0_4_fu_1296_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_0_3_reg_3108));
    sum_V_0_5_0_2_0_4_fu_1325_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_0_5_0_2_0_4_fu_1325_p3 <= 
        sum_V_0_5_fu_1319_p2 when (sum_V_0_5_0_2_0_4_fu_1325_p0(0) = '1') else 
        p_0_2_0_4_fu_1308_p3;
    sum_V_0_5_fu_1319_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_0_4_fu_1308_p3));
    sum_V_0_6_0_2_0_5_fu_1863_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_0_6_0_2_0_5_fu_1863_p3 <= 
        sum_V_0_6_fu_1858_p2 when (sum_V_0_6_0_2_0_5_fu_1863_p0(0) = '1') else 
        p_0_2_0_5_reg_3178;
    sum_V_0_6_fu_1858_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_0_5_reg_3178));
    sum_V_0_7_0_2_0_6_fu_1887_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_0_7_0_2_0_6_fu_1887_p3 <= 
        sum_V_0_7_fu_1881_p2 when (sum_V_0_7_0_2_0_6_fu_1887_p0(0) = '1') else 
        p_0_2_0_6_fu_1870_p3;
    sum_V_0_7_fu_1881_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_0_6_fu_1870_p3));
    sum_V_0_8_0_2_0_7_fu_2425_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_0_8_0_2_0_7_fu_2425_p3 <= 
        sum_V_0_8_fu_2420_p2 when (sum_V_0_8_0_2_0_7_fu_2425_p0(0) = '1') else 
        p_0_2_0_7_reg_3248;
    sum_V_0_8_fu_2420_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_0_7_reg_3248));
    sum_V_0_9_0_2_0_8_fu_2449_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_0_9_0_2_0_8_fu_2449_p3 <= 
        sum_V_0_9_fu_2443_p2 when (sum_V_0_9_0_2_0_8_fu_2449_p0(0) = '1') else 
        p_0_2_0_8_fu_2432_p3;
    sum_V_0_9_fu_2443_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_0_8_fu_2432_p3));
    sum_V_1_1_0_2_1_fu_346_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_1_1_0_2_1_fu_346_p3 <= 
        sum_V_1_1_fu_340_p2 when (sum_V_1_1_0_2_1_fu_346_p0(0) = '1') else 
        p_0_2_1_fu_324_p3;
    sum_V_1_1_fu_340_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_1_fu_324_p3));
    sum_V_1_2_0_2_1_1_fu_792_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_1_2_0_2_1_1_fu_792_p3 <= 
        sum_V_1_2_fu_787_p2 when (sum_V_1_2_0_2_1_1_fu_792_p0(0) = '1') else 
        p_0_2_1_1_reg_3045;
    sum_V_1_2_fu_787_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_1_1_reg_3045));
    sum_V_1_3_0_2_1_2_fu_820_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_1_3_0_2_1_2_fu_820_p3 <= 
        sum_V_1_3_fu_814_p2 when (sum_V_1_3_0_2_1_2_fu_820_p0(0) = '1') else 
        p_0_2_1_2_fu_799_p3;
    sum_V_1_3_fu_814_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_1_2_fu_799_p3));
    sum_V_1_4_0_2_1_3_fu_1354_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_1_4_0_2_1_3_fu_1354_p3 <= 
        sum_V_1_4_fu_1349_p2 when (sum_V_1_4_0_2_1_3_fu_1354_p0(0) = '1') else 
        p_0_2_1_3_reg_3115;
    sum_V_1_4_fu_1349_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_1_3_reg_3115));
    sum_V_1_5_0_2_1_4_fu_1382_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_1_5_0_2_1_4_fu_1382_p3 <= 
        sum_V_1_5_fu_1376_p2 when (sum_V_1_5_0_2_1_4_fu_1382_p0(0) = '1') else 
        p_0_2_1_4_fu_1361_p3;
    sum_V_1_5_fu_1376_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_1_4_fu_1361_p3));
    sum_V_1_6_0_2_1_5_fu_1916_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_1_6_0_2_1_5_fu_1916_p3 <= 
        sum_V_1_6_fu_1911_p2 when (sum_V_1_6_0_2_1_5_fu_1916_p0(0) = '1') else 
        p_0_2_1_5_reg_3185;
    sum_V_1_6_fu_1911_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_1_5_reg_3185));
    sum_V_1_7_0_2_1_6_fu_1944_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_1_7_0_2_1_6_fu_1944_p3 <= 
        sum_V_1_7_fu_1938_p2 when (sum_V_1_7_0_2_1_6_fu_1944_p0(0) = '1') else 
        p_0_2_1_6_fu_1923_p3;
    sum_V_1_7_fu_1938_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_1_6_fu_1923_p3));
    sum_V_1_8_0_2_1_7_fu_2478_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_1_8_0_2_1_7_fu_2478_p3 <= 
        sum_V_1_8_fu_2473_p2 when (sum_V_1_8_0_2_1_7_fu_2478_p0(0) = '1') else 
        p_0_2_1_7_reg_3255;
    sum_V_1_8_fu_2473_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_1_7_reg_3255));
    sum_V_1_9_0_2_1_8_fu_2506_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_1_9_0_2_1_8_fu_2506_p3 <= 
        sum_V_1_9_fu_2500_p2 when (sum_V_1_9_0_2_1_8_fu_2506_p0(0) = '1') else 
        p_0_2_1_8_fu_2485_p3;
    sum_V_1_9_fu_2500_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_1_8_fu_2485_p3));
    sum_V_2_1_0_2_2_fu_392_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_2_1_0_2_2_fu_392_p3 <= 
        sum_V_2_1_fu_386_p2 when (sum_V_2_1_0_2_2_fu_392_p0(0) = '1') else 
        p_0_2_2_fu_370_p3;
    sum_V_2_1_fu_386_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_2_fu_370_p3));
    sum_V_2_2_0_2_2_1_fu_849_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_2_2_0_2_2_1_fu_849_p3 <= 
        sum_V_2_2_fu_844_p2 when (sum_V_2_2_0_2_2_1_fu_849_p0(0) = '1') else 
        p_0_2_2_1_reg_3052;
    sum_V_2_2_fu_844_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_2_1_reg_3052));
    sum_V_2_3_0_2_2_2_fu_877_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_2_3_0_2_2_2_fu_877_p3 <= 
        sum_V_2_3_fu_871_p2 when (sum_V_2_3_0_2_2_2_fu_877_p0(0) = '1') else 
        p_0_2_2_2_fu_856_p3;
    sum_V_2_3_fu_871_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_2_2_fu_856_p3));
    sum_V_2_4_0_2_2_3_fu_1411_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_2_4_0_2_2_3_fu_1411_p3 <= 
        sum_V_2_4_fu_1406_p2 when (sum_V_2_4_0_2_2_3_fu_1411_p0(0) = '1') else 
        p_0_2_2_3_reg_3122;
    sum_V_2_4_fu_1406_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_2_3_reg_3122));
    sum_V_2_5_0_2_2_4_fu_1439_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_2_5_0_2_2_4_fu_1439_p3 <= 
        sum_V_2_5_fu_1433_p2 when (sum_V_2_5_0_2_2_4_fu_1439_p0(0) = '1') else 
        p_0_2_2_4_fu_1418_p3;
    sum_V_2_5_fu_1433_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_2_4_fu_1418_p3));
    sum_V_2_6_0_2_2_5_fu_1973_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_2_6_0_2_2_5_fu_1973_p3 <= 
        sum_V_2_6_fu_1968_p2 when (sum_V_2_6_0_2_2_5_fu_1973_p0(0) = '1') else 
        p_0_2_2_5_reg_3192;
    sum_V_2_6_fu_1968_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_2_5_reg_3192));
    sum_V_2_7_0_2_2_6_fu_2001_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_2_7_0_2_2_6_fu_2001_p3 <= 
        sum_V_2_7_fu_1995_p2 when (sum_V_2_7_0_2_2_6_fu_2001_p0(0) = '1') else 
        p_0_2_2_6_fu_1980_p3;
    sum_V_2_7_fu_1995_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_2_6_fu_1980_p3));
    sum_V_2_8_0_2_2_7_fu_2535_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_2_8_0_2_2_7_fu_2535_p3 <= 
        sum_V_2_8_fu_2530_p2 when (sum_V_2_8_0_2_2_7_fu_2535_p0(0) = '1') else 
        p_0_2_2_7_reg_3262;
    sum_V_2_8_fu_2530_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_2_7_reg_3262));
    sum_V_2_9_0_2_2_8_fu_2563_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_2_9_0_2_2_8_fu_2563_p3 <= 
        sum_V_2_9_fu_2557_p2 when (sum_V_2_9_0_2_2_8_fu_2563_p0(0) = '1') else 
        p_0_2_2_8_fu_2542_p3;
    sum_V_2_9_fu_2557_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_2_8_fu_2542_p3));
    sum_V_3_1_0_2_3_fu_438_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_3_1_0_2_3_fu_438_p3 <= 
        sum_V_3_1_fu_432_p2 when (sum_V_3_1_0_2_3_fu_438_p0(0) = '1') else 
        p_0_2_3_fu_416_p3;
    sum_V_3_1_fu_432_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_3_fu_416_p3));
    sum_V_3_2_0_2_3_1_fu_906_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_3_2_0_2_3_1_fu_906_p3 <= 
        sum_V_3_2_fu_901_p2 when (sum_V_3_2_0_2_3_1_fu_906_p0(0) = '1') else 
        p_0_2_3_1_reg_3059;
    sum_V_3_2_fu_901_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_3_1_reg_3059));
    sum_V_3_3_0_2_3_2_fu_934_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_3_3_0_2_3_2_fu_934_p3 <= 
        sum_V_3_3_fu_928_p2 when (sum_V_3_3_0_2_3_2_fu_934_p0(0) = '1') else 
        p_0_2_3_2_fu_913_p3;
    sum_V_3_3_fu_928_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_3_2_fu_913_p3));
    sum_V_3_4_0_2_3_3_fu_1468_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_3_4_0_2_3_3_fu_1468_p3 <= 
        sum_V_3_4_fu_1463_p2 when (sum_V_3_4_0_2_3_3_fu_1468_p0(0) = '1') else 
        p_0_2_3_3_reg_3129;
    sum_V_3_4_fu_1463_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_3_3_reg_3129));
    sum_V_3_5_0_2_3_4_fu_1496_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_3_5_0_2_3_4_fu_1496_p3 <= 
        sum_V_3_5_fu_1490_p2 when (sum_V_3_5_0_2_3_4_fu_1496_p0(0) = '1') else 
        p_0_2_3_4_fu_1475_p3;
    sum_V_3_5_fu_1490_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_3_4_fu_1475_p3));
    sum_V_3_6_0_2_3_5_fu_2030_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_3_6_0_2_3_5_fu_2030_p3 <= 
        sum_V_3_6_fu_2025_p2 when (sum_V_3_6_0_2_3_5_fu_2030_p0(0) = '1') else 
        p_0_2_3_5_reg_3199;
    sum_V_3_6_fu_2025_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_3_5_reg_3199));
    sum_V_3_7_0_2_3_6_fu_2058_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_3_7_0_2_3_6_fu_2058_p3 <= 
        sum_V_3_7_fu_2052_p2 when (sum_V_3_7_0_2_3_6_fu_2058_p0(0) = '1') else 
        p_0_2_3_6_fu_2037_p3;
    sum_V_3_7_fu_2052_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_3_6_fu_2037_p3));
    sum_V_3_8_0_2_3_7_fu_2592_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_3_8_0_2_3_7_fu_2592_p3 <= 
        sum_V_3_8_fu_2587_p2 when (sum_V_3_8_0_2_3_7_fu_2592_p0(0) = '1') else 
        p_0_2_3_7_reg_3269;
    sum_V_3_8_fu_2587_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_3_7_reg_3269));
    sum_V_3_9_0_2_3_8_fu_2620_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_3_9_0_2_3_8_fu_2620_p3 <= 
        sum_V_3_9_fu_2614_p2 when (sum_V_3_9_0_2_3_8_fu_2620_p0(0) = '1') else 
        p_0_2_3_8_fu_2599_p3;
    sum_V_3_9_fu_2614_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_3_8_fu_2599_p3));
    sum_V_4_1_0_2_4_fu_484_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_4_1_0_2_4_fu_484_p3 <= 
        sum_V_4_1_fu_478_p2 when (sum_V_4_1_0_2_4_fu_484_p0(0) = '1') else 
        p_0_2_4_fu_462_p3;
    sum_V_4_1_fu_478_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_4_fu_462_p3));
    sum_V_4_2_0_2_4_1_fu_963_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_4_2_0_2_4_1_fu_963_p3 <= 
        sum_V_4_2_fu_958_p2 when (sum_V_4_2_0_2_4_1_fu_963_p0(0) = '1') else 
        p_0_2_4_1_reg_3066;
    sum_V_4_2_fu_958_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_4_1_reg_3066));
    sum_V_4_3_0_2_4_2_fu_991_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_4_3_0_2_4_2_fu_991_p3 <= 
        sum_V_4_3_fu_985_p2 when (sum_V_4_3_0_2_4_2_fu_991_p0(0) = '1') else 
        p_0_2_4_2_fu_970_p3;
    sum_V_4_3_fu_985_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_4_2_fu_970_p3));
    sum_V_4_4_0_2_4_3_fu_1525_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_4_4_0_2_4_3_fu_1525_p3 <= 
        sum_V_4_4_fu_1520_p2 when (sum_V_4_4_0_2_4_3_fu_1525_p0(0) = '1') else 
        p_0_2_4_3_reg_3136;
    sum_V_4_4_fu_1520_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_4_3_reg_3136));
    sum_V_4_5_0_2_4_4_fu_1553_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_4_5_0_2_4_4_fu_1553_p3 <= 
        sum_V_4_5_fu_1547_p2 when (sum_V_4_5_0_2_4_4_fu_1553_p0(0) = '1') else 
        p_0_2_4_4_fu_1532_p3;
    sum_V_4_5_fu_1547_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_4_4_fu_1532_p3));
    sum_V_4_6_0_2_4_5_fu_2087_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_4_6_0_2_4_5_fu_2087_p3 <= 
        sum_V_4_6_fu_2082_p2 when (sum_V_4_6_0_2_4_5_fu_2087_p0(0) = '1') else 
        p_0_2_4_5_reg_3206;
    sum_V_4_6_fu_2082_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_4_5_reg_3206));
    sum_V_4_7_0_2_4_6_fu_2115_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_4_7_0_2_4_6_fu_2115_p3 <= 
        sum_V_4_7_fu_2109_p2 when (sum_V_4_7_0_2_4_6_fu_2115_p0(0) = '1') else 
        p_0_2_4_6_fu_2094_p3;
    sum_V_4_7_fu_2109_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_4_6_fu_2094_p3));
    sum_V_4_8_0_2_4_7_fu_2649_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_4_8_0_2_4_7_fu_2649_p3 <= 
        sum_V_4_8_fu_2644_p2 when (sum_V_4_8_0_2_4_7_fu_2649_p0(0) = '1') else 
        p_0_2_4_7_reg_3276;
    sum_V_4_8_fu_2644_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_4_7_reg_3276));
    sum_V_4_9_0_2_4_8_fu_2677_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_4_9_0_2_4_8_fu_2677_p3 <= 
        sum_V_4_9_fu_2671_p2 when (sum_V_4_9_0_2_4_8_fu_2677_p0(0) = '1') else 
        p_0_2_4_8_fu_2656_p3;
    sum_V_4_9_fu_2671_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_4_8_fu_2656_p3));
    sum_V_5_1_0_2_5_fu_530_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_5_1_0_2_5_fu_530_p3 <= 
        sum_V_5_1_fu_524_p2 when (sum_V_5_1_0_2_5_fu_530_p0(0) = '1') else 
        p_0_2_5_fu_508_p3;
    sum_V_5_1_fu_524_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_5_fu_508_p3));
    sum_V_5_2_0_2_5_1_fu_1020_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_5_2_0_2_5_1_fu_1020_p3 <= 
        sum_V_5_2_fu_1015_p2 when (sum_V_5_2_0_2_5_1_fu_1020_p0(0) = '1') else 
        p_0_2_5_1_reg_3073;
    sum_V_5_2_fu_1015_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_5_1_reg_3073));
    sum_V_5_3_0_2_5_2_fu_1048_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_5_3_0_2_5_2_fu_1048_p3 <= 
        sum_V_5_3_fu_1042_p2 when (sum_V_5_3_0_2_5_2_fu_1048_p0(0) = '1') else 
        p_0_2_5_2_fu_1027_p3;
    sum_V_5_3_fu_1042_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_5_2_fu_1027_p3));
    sum_V_5_4_0_2_5_3_fu_1582_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_5_4_0_2_5_3_fu_1582_p3 <= 
        sum_V_5_4_fu_1577_p2 when (sum_V_5_4_0_2_5_3_fu_1582_p0(0) = '1') else 
        p_0_2_5_3_reg_3143;
    sum_V_5_4_fu_1577_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_5_3_reg_3143));
    sum_V_5_5_0_2_5_4_fu_1610_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_5_5_0_2_5_4_fu_1610_p3 <= 
        sum_V_5_5_fu_1604_p2 when (sum_V_5_5_0_2_5_4_fu_1610_p0(0) = '1') else 
        p_0_2_5_4_fu_1589_p3;
    sum_V_5_5_fu_1604_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_5_4_fu_1589_p3));
    sum_V_5_6_0_2_5_5_fu_2144_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_5_6_0_2_5_5_fu_2144_p3 <= 
        sum_V_5_6_fu_2139_p2 when (sum_V_5_6_0_2_5_5_fu_2144_p0(0) = '1') else 
        p_0_2_5_5_reg_3213;
    sum_V_5_6_fu_2139_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_5_5_reg_3213));
    sum_V_5_7_0_2_5_6_fu_2172_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_5_7_0_2_5_6_fu_2172_p3 <= 
        sum_V_5_7_fu_2166_p2 when (sum_V_5_7_0_2_5_6_fu_2172_p0(0) = '1') else 
        p_0_2_5_6_fu_2151_p3;
    sum_V_5_7_fu_2166_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_5_6_fu_2151_p3));
    sum_V_5_8_0_2_5_7_fu_2706_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_5_8_0_2_5_7_fu_2706_p3 <= 
        sum_V_5_8_fu_2701_p2 when (sum_V_5_8_0_2_5_7_fu_2706_p0(0) = '1') else 
        p_0_2_5_7_reg_3283;
    sum_V_5_8_fu_2701_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_5_7_reg_3283));
    sum_V_5_9_0_2_5_8_fu_2734_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_5_9_0_2_5_8_fu_2734_p3 <= 
        sum_V_5_9_fu_2728_p2 when (sum_V_5_9_0_2_5_8_fu_2734_p0(0) = '1') else 
        p_0_2_5_8_fu_2713_p3;
    sum_V_5_9_fu_2728_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_5_8_fu_2713_p3));
    sum_V_6_1_0_2_6_fu_576_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_6_1_0_2_6_fu_576_p3 <= 
        sum_V_6_1_fu_570_p2 when (sum_V_6_1_0_2_6_fu_576_p0(0) = '1') else 
        p_0_2_6_fu_554_p3;
    sum_V_6_1_fu_570_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_6_fu_554_p3));
    sum_V_6_2_0_2_6_1_fu_1077_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_6_2_0_2_6_1_fu_1077_p3 <= 
        sum_V_6_2_fu_1072_p2 when (sum_V_6_2_0_2_6_1_fu_1077_p0(0) = '1') else 
        p_0_2_6_1_reg_3080;
    sum_V_6_2_fu_1072_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_6_1_reg_3080));
    sum_V_6_3_0_2_6_2_fu_1105_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_6_3_0_2_6_2_fu_1105_p3 <= 
        sum_V_6_3_fu_1099_p2 when (sum_V_6_3_0_2_6_2_fu_1105_p0(0) = '1') else 
        p_0_2_6_2_fu_1084_p3;
    sum_V_6_3_fu_1099_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_6_2_fu_1084_p3));
    sum_V_6_4_0_2_6_3_fu_1639_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_6_4_0_2_6_3_fu_1639_p3 <= 
        sum_V_6_4_fu_1634_p2 when (sum_V_6_4_0_2_6_3_fu_1639_p0(0) = '1') else 
        p_0_2_6_3_reg_3150;
    sum_V_6_4_fu_1634_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_6_3_reg_3150));
    sum_V_6_5_0_2_6_4_fu_1667_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_6_5_0_2_6_4_fu_1667_p3 <= 
        sum_V_6_5_fu_1661_p2 when (sum_V_6_5_0_2_6_4_fu_1667_p0(0) = '1') else 
        p_0_2_6_4_fu_1646_p3;
    sum_V_6_5_fu_1661_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_6_4_fu_1646_p3));
    sum_V_6_6_0_2_6_5_fu_2201_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_6_6_0_2_6_5_fu_2201_p3 <= 
        sum_V_6_6_fu_2196_p2 when (sum_V_6_6_0_2_6_5_fu_2201_p0(0) = '1') else 
        p_0_2_6_5_reg_3220;
    sum_V_6_6_fu_2196_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_6_5_reg_3220));
    sum_V_6_7_0_2_6_6_fu_2229_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_6_7_0_2_6_6_fu_2229_p3 <= 
        sum_V_6_7_fu_2223_p2 when (sum_V_6_7_0_2_6_6_fu_2229_p0(0) = '1') else 
        p_0_2_6_6_fu_2208_p3;
    sum_V_6_7_fu_2223_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_6_6_fu_2208_p3));
    sum_V_6_8_0_2_6_7_fu_2763_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_6_8_0_2_6_7_fu_2763_p3 <= 
        sum_V_6_8_fu_2758_p2 when (sum_V_6_8_0_2_6_7_fu_2763_p0(0) = '1') else 
        p_0_2_6_7_reg_3290;
    sum_V_6_8_fu_2758_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_6_7_reg_3290));
    sum_V_6_9_0_2_6_8_fu_2791_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_6_9_0_2_6_8_fu_2791_p3 <= 
        sum_V_6_9_fu_2785_p2 when (sum_V_6_9_0_2_6_8_fu_2791_p0(0) = '1') else 
        p_0_2_6_8_fu_2770_p3;
    sum_V_6_9_fu_2785_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_6_8_fu_2770_p3));
    sum_V_7_1_0_2_7_fu_622_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_7_1_0_2_7_fu_622_p3 <= 
        sum_V_7_1_fu_616_p2 when (sum_V_7_1_0_2_7_fu_622_p0(0) = '1') else 
        p_0_2_7_fu_600_p3;
    sum_V_7_1_fu_616_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_7_fu_600_p3));
    sum_V_7_2_0_2_7_1_fu_1134_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_7_2_0_2_7_1_fu_1134_p3 <= 
        sum_V_7_2_fu_1129_p2 when (sum_V_7_2_0_2_7_1_fu_1134_p0(0) = '1') else 
        p_0_2_7_1_reg_3087;
    sum_V_7_2_fu_1129_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_7_1_reg_3087));
    sum_V_7_3_0_2_7_2_fu_1162_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_7_3_0_2_7_2_fu_1162_p3 <= 
        sum_V_7_3_fu_1156_p2 when (sum_V_7_3_0_2_7_2_fu_1162_p0(0) = '1') else 
        p_0_2_7_2_fu_1141_p3;
    sum_V_7_3_fu_1156_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_7_2_fu_1141_p3));
    sum_V_7_4_0_2_7_3_fu_1696_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_7_4_0_2_7_3_fu_1696_p3 <= 
        sum_V_7_4_fu_1691_p2 when (sum_V_7_4_0_2_7_3_fu_1696_p0(0) = '1') else 
        p_0_2_7_3_reg_3157;
    sum_V_7_4_fu_1691_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_7_3_reg_3157));
    sum_V_7_5_0_2_7_4_fu_1724_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_7_5_0_2_7_4_fu_1724_p3 <= 
        sum_V_7_5_fu_1718_p2 when (sum_V_7_5_0_2_7_4_fu_1724_p0(0) = '1') else 
        p_0_2_7_4_fu_1703_p3;
    sum_V_7_5_fu_1718_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_7_4_fu_1703_p3));
    sum_V_7_6_0_2_7_5_fu_2258_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_7_6_0_2_7_5_fu_2258_p3 <= 
        sum_V_7_6_fu_2253_p2 when (sum_V_7_6_0_2_7_5_fu_2258_p0(0) = '1') else 
        p_0_2_7_5_reg_3227;
    sum_V_7_6_fu_2253_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_7_5_reg_3227));
    sum_V_7_7_0_2_7_6_fu_2286_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_7_7_0_2_7_6_fu_2286_p3 <= 
        sum_V_7_7_fu_2280_p2 when (sum_V_7_7_0_2_7_6_fu_2286_p0(0) = '1') else 
        p_0_2_7_6_fu_2265_p3;
    sum_V_7_7_fu_2280_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_7_6_fu_2265_p3));
    sum_V_7_8_0_2_7_7_fu_2820_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_7_8_0_2_7_7_fu_2820_p3 <= 
        sum_V_7_8_fu_2815_p2 when (sum_V_7_8_0_2_7_7_fu_2820_p0(0) = '1') else 
        p_0_2_7_7_reg_3297;
    sum_V_7_8_fu_2815_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_7_7_reg_3297));
    sum_V_7_9_0_2_7_8_fu_2848_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_7_9_0_2_7_8_fu_2848_p3 <= 
        sum_V_7_9_fu_2842_p2 when (sum_V_7_9_0_2_7_8_fu_2848_p0(0) = '1') else 
        p_0_2_7_8_fu_2827_p3;
    sum_V_7_9_fu_2842_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_7_8_fu_2827_p3));
    sum_V_8_1_0_2_8_fu_668_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_8_1_0_2_8_fu_668_p3 <= 
        sum_V_8_1_fu_662_p2 when (sum_V_8_1_0_2_8_fu_668_p0(0) = '1') else 
        p_0_2_8_fu_646_p3;
    sum_V_8_1_fu_662_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_8_fu_646_p3));
    sum_V_8_2_0_2_8_1_fu_1191_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_8_2_0_2_8_1_fu_1191_p3 <= 
        sum_V_8_2_fu_1186_p2 when (sum_V_8_2_0_2_8_1_fu_1191_p0(0) = '1') else 
        p_0_2_8_1_reg_3094;
    sum_V_8_2_fu_1186_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_8_1_reg_3094));
    sum_V_8_3_0_2_8_2_fu_1219_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_8_3_0_2_8_2_fu_1219_p3 <= 
        sum_V_8_3_fu_1213_p2 when (sum_V_8_3_0_2_8_2_fu_1219_p0(0) = '1') else 
        p_0_2_8_2_fu_1198_p3;
    sum_V_8_3_fu_1213_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_8_2_fu_1198_p3));
    sum_V_8_4_0_2_8_3_fu_1753_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_8_4_0_2_8_3_fu_1753_p3 <= 
        sum_V_8_4_fu_1748_p2 when (sum_V_8_4_0_2_8_3_fu_1753_p0(0) = '1') else 
        p_0_2_8_3_reg_3164;
    sum_V_8_4_fu_1748_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_8_3_reg_3164));
    sum_V_8_5_0_2_8_4_fu_1781_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_8_5_0_2_8_4_fu_1781_p3 <= 
        sum_V_8_5_fu_1775_p2 when (sum_V_8_5_0_2_8_4_fu_1781_p0(0) = '1') else 
        p_0_2_8_4_fu_1760_p3;
    sum_V_8_5_fu_1775_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_8_4_fu_1760_p3));
    sum_V_8_6_0_2_8_5_fu_2315_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_8_6_0_2_8_5_fu_2315_p3 <= 
        sum_V_8_6_fu_2310_p2 when (sum_V_8_6_0_2_8_5_fu_2315_p0(0) = '1') else 
        p_0_2_8_5_reg_3234;
    sum_V_8_6_fu_2310_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_8_5_reg_3234));
    sum_V_8_7_0_2_8_6_fu_2343_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_8_7_0_2_8_6_fu_2343_p3 <= 
        sum_V_8_7_fu_2337_p2 when (sum_V_8_7_0_2_8_6_fu_2343_p0(0) = '1') else 
        p_0_2_8_6_fu_2322_p3;
    sum_V_8_7_fu_2337_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_8_6_fu_2322_p3));
    sum_V_8_8_0_2_8_7_fu_2877_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_8_8_0_2_8_7_fu_2877_p3 <= 
        sum_V_8_8_fu_2872_p2 when (sum_V_8_8_0_2_8_7_fu_2877_p0(0) = '1') else 
        p_0_2_8_7_reg_3304;
    sum_V_8_8_fu_2872_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_8_7_reg_3304));
    sum_V_8_9_0_2_8_8_fu_2905_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_8_9_0_2_8_8_fu_2905_p3 <= 
        sum_V_8_9_fu_2899_p2 when (sum_V_8_9_0_2_8_8_fu_2905_p0(0) = '1') else 
        p_0_2_8_8_fu_2884_p3;
    sum_V_8_9_fu_2899_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_8_8_fu_2884_p3));
    sum_V_9_1_0_2_9_fu_714_p0 <= (0=>isEM_1_read, others=>'-');
    sum_V_9_1_0_2_9_fu_714_p3 <= 
        sum_V_9_1_fu_708_p2 when (sum_V_9_1_0_2_9_fu_714_p0(0) = '1') else 
        p_0_2_9_fu_692_p3;
    sum_V_9_1_fu_708_p2 <= std_logic_vector(unsigned(emcalo_1_hwPt_V_rea) + unsigned(p_0_2_9_fu_692_p3));
    sum_V_9_2_0_2_9_1_fu_1248_p0 <= (0=>ap_port_reg_isEM_2_read, others=>'-');
    sum_V_9_2_0_2_9_1_fu_1248_p3 <= 
        sum_V_9_2_fu_1243_p2 when (sum_V_9_2_0_2_9_1_fu_1248_p0(0) = '1') else 
        p_0_2_9_1_reg_3101;
    sum_V_9_2_fu_1243_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_2_hwPt_V_rea) + unsigned(p_0_2_9_1_reg_3101));
    sum_V_9_3_0_2_9_2_fu_1276_p0 <= (0=>ap_port_reg_isEM_3_read, others=>'-');
    sum_V_9_3_0_2_9_2_fu_1276_p3 <= 
        sum_V_9_3_fu_1270_p2 when (sum_V_9_3_0_2_9_2_fu_1276_p0(0) = '1') else 
        p_0_2_9_2_fu_1255_p3;
    sum_V_9_3_fu_1270_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_3_hwPt_V_rea) + unsigned(p_0_2_9_2_fu_1255_p3));
    sum_V_9_4_0_2_9_3_fu_1810_p0 <= (0=>ap_port_reg_isEM_4_read, others=>'-');
    sum_V_9_4_0_2_9_3_fu_1810_p3 <= 
        sum_V_9_4_fu_1805_p2 when (sum_V_9_4_0_2_9_3_fu_1810_p0(0) = '1') else 
        p_0_2_9_3_reg_3171;
    sum_V_9_4_fu_1805_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_4_hwPt_V_rea) + unsigned(p_0_2_9_3_reg_3171));
    sum_V_9_5_0_2_9_4_fu_1838_p0 <= (0=>ap_port_reg_isEM_5_read, others=>'-');
    sum_V_9_5_0_2_9_4_fu_1838_p3 <= 
        sum_V_9_5_fu_1832_p2 when (sum_V_9_5_0_2_9_4_fu_1838_p0(0) = '1') else 
        p_0_2_9_4_fu_1817_p3;
    sum_V_9_5_fu_1832_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_5_hwPt_V_rea) + unsigned(p_0_2_9_4_fu_1817_p3));
    sum_V_9_6_0_2_9_5_fu_2372_p0 <= (0=>ap_port_reg_isEM_6_read, others=>'-');
    sum_V_9_6_0_2_9_5_fu_2372_p3 <= 
        sum_V_9_6_fu_2367_p2 when (sum_V_9_6_0_2_9_5_fu_2372_p0(0) = '1') else 
        p_0_2_9_5_reg_3241;
    sum_V_9_6_fu_2367_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_6_hwPt_V_rea) + unsigned(p_0_2_9_5_reg_3241));
    sum_V_9_7_0_2_9_6_fu_2400_p0 <= (0=>ap_port_reg_isEM_7_read, others=>'-');
    sum_V_9_7_0_2_9_6_fu_2400_p3 <= 
        sum_V_9_7_fu_2394_p2 when (sum_V_9_7_0_2_9_6_fu_2400_p0(0) = '1') else 
        p_0_2_9_6_fu_2379_p3;
    sum_V_9_7_fu_2394_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_7_hwPt_V_rea) + unsigned(p_0_2_9_6_fu_2379_p3));
    sum_V_9_8_0_2_9_7_fu_2934_p0 <= (0=>ap_port_reg_isEM_8_read, others=>'-');
    sum_V_9_8_0_2_9_7_fu_2934_p3 <= 
        sum_V_9_8_fu_2929_p2 when (sum_V_9_8_0_2_9_7_fu_2934_p0(0) = '1') else 
        p_0_2_9_7_reg_3311;
    sum_V_9_8_fu_2929_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_8_hwPt_V_rea) + unsigned(p_0_2_9_7_reg_3311));
    sum_V_9_9_0_2_9_8_fu_2962_p0 <= (0=>ap_port_reg_isEM_9_read, others=>'-');
    sum_V_9_9_0_2_9_8_fu_2962_p3 <= 
        sum_V_9_9_fu_2956_p2 when (sum_V_9_9_0_2_9_8_fu_2962_p0(0) = '1') else 
        p_0_2_9_8_fu_2941_p3;
    sum_V_9_9_fu_2956_p2 <= std_logic_vector(unsigned(ap_port_reg_emcalo_9_hwPt_V_rea) + unsigned(p_0_2_9_8_fu_2941_p3));
    sumem_0_V_write_ass_fu_2457_p3 <= 
        sum_V_0_9_0_2_0_8_fu_2449_p3 when (tmp_674_fu_2439_p1(0) = '1') else 
        p_0_2_0_8_fu_2432_p3;
    sumem_1_V_write_ass_fu_2514_p3 <= 
        sum_V_1_9_0_2_1_8_fu_2506_p3 when (tmp_684_fu_2492_p3(0) = '1') else 
        p_0_2_1_8_fu_2485_p3;
    sumem_2_V_write_ass_fu_2571_p3 <= 
        sum_V_2_9_0_2_2_8_fu_2563_p3 when (tmp_694_fu_2549_p3(0) = '1') else 
        p_0_2_2_8_fu_2542_p3;
    sumem_3_V_write_ass_fu_2628_p3 <= 
        sum_V_3_9_0_2_3_8_fu_2620_p3 when (tmp_704_fu_2606_p3(0) = '1') else 
        p_0_2_3_8_fu_2599_p3;
    sumem_4_V_write_ass_fu_2685_p3 <= 
        sum_V_4_9_0_2_4_8_fu_2677_p3 when (tmp_714_fu_2663_p3(0) = '1') else 
        p_0_2_4_8_fu_2656_p3;
    sumem_5_V_write_ass_fu_2742_p3 <= 
        sum_V_5_9_0_2_5_8_fu_2734_p3 when (tmp_724_fu_2720_p3(0) = '1') else 
        p_0_2_5_8_fu_2713_p3;
    sumem_6_V_write_ass_fu_2799_p3 <= 
        sum_V_6_9_0_2_6_8_fu_2791_p3 when (tmp_734_fu_2777_p3(0) = '1') else 
        p_0_2_6_8_fu_2770_p3;
    sumem_7_V_write_ass_fu_2856_p3 <= 
        sum_V_7_9_0_2_7_8_fu_2848_p3 when (tmp_744_fu_2834_p3(0) = '1') else 
        p_0_2_7_8_fu_2827_p3;
    sumem_8_V_write_ass_fu_2913_p3 <= 
        sum_V_8_9_0_2_8_8_fu_2905_p3 when (tmp_754_fu_2891_p3(0) = '1') else 
        p_0_2_8_8_fu_2884_p3;
    sumem_9_V_write_ass_fu_2970_p3 <= 
        sum_V_9_9_0_2_9_8_fu_2962_p3 when (tmp_764_fu_2948_p3(0) = '1') else 
        p_0_2_9_8_fu_2941_p3;
    tmp_666_fu_290_p1 <= em_had_link_bit_1_V(1 - 1 downto 0);
    tmp_667_fu_730_p1 <= ap_port_reg_em_had_link_bit_2_V(1 - 1 downto 0);
    tmp_668_fu_753_p1 <= ap_port_reg_em_had_link_bit_3_V(1 - 1 downto 0);
    tmp_669_fu_1292_p1 <= ap_port_reg_em_had_link_bit_4_V(1 - 1 downto 0);
    tmp_670_fu_1315_p1 <= ap_port_reg_em_had_link_bit_5_V(1 - 1 downto 0);
    tmp_671_fu_1854_p1 <= ap_port_reg_em_had_link_bit_6_V(1 - 1 downto 0);
    tmp_672_fu_1877_p1 <= ap_port_reg_em_had_link_bit_7_V(1 - 1 downto 0);
    tmp_673_fu_2416_p1 <= ap_port_reg_em_had_link_bit_8_V(1 - 1 downto 0);
    tmp_674_fu_2439_p1 <= ap_port_reg_em_had_link_bit_9_V(1 - 1 downto 0);
    tmp_675_fu_316_p3 <= em_had_link_bit_0_V(1 downto 1);
    tmp_676_fu_332_p3 <= em_had_link_bit_1_V(1 downto 1);
    tmp_677_fu_779_p3 <= ap_port_reg_em_had_link_bit_2_V(1 downto 1);
    tmp_678_fu_806_p3 <= ap_port_reg_em_had_link_bit_3_V(1 downto 1);
    tmp_679_fu_1341_p3 <= ap_port_reg_em_had_link_bit_4_V(1 downto 1);
    tmp_680_fu_1368_p3 <= ap_port_reg_em_had_link_bit_5_V(1 downto 1);
    tmp_681_fu_1903_p3 <= ap_port_reg_em_had_link_bit_6_V(1 downto 1);
    tmp_682_fu_1930_p3 <= ap_port_reg_em_had_link_bit_7_V(1 downto 1);
    tmp_683_fu_2465_p3 <= ap_port_reg_em_had_link_bit_8_V(1 downto 1);
    tmp_684_fu_2492_p3 <= ap_port_reg_em_had_link_bit_9_V(1 downto 1);
    tmp_685_fu_362_p3 <= em_had_link_bit_0_V(2 downto 2);
    tmp_686_fu_378_p3 <= em_had_link_bit_1_V(2 downto 2);
    tmp_687_fu_836_p3 <= ap_port_reg_em_had_link_bit_2_V(2 downto 2);
    tmp_688_fu_863_p3 <= ap_port_reg_em_had_link_bit_3_V(2 downto 2);
    tmp_689_fu_1398_p3 <= ap_port_reg_em_had_link_bit_4_V(2 downto 2);
    tmp_690_fu_1425_p3 <= ap_port_reg_em_had_link_bit_5_V(2 downto 2);
    tmp_691_fu_1960_p3 <= ap_port_reg_em_had_link_bit_6_V(2 downto 2);
    tmp_692_fu_1987_p3 <= ap_port_reg_em_had_link_bit_7_V(2 downto 2);
    tmp_693_fu_2522_p3 <= ap_port_reg_em_had_link_bit_8_V(2 downto 2);
    tmp_694_fu_2549_p3 <= ap_port_reg_em_had_link_bit_9_V(2 downto 2);
    tmp_695_fu_408_p3 <= em_had_link_bit_0_V(3 downto 3);
    tmp_696_fu_424_p3 <= em_had_link_bit_1_V(3 downto 3);
    tmp_697_fu_893_p3 <= ap_port_reg_em_had_link_bit_2_V(3 downto 3);
    tmp_698_fu_920_p3 <= ap_port_reg_em_had_link_bit_3_V(3 downto 3);
    tmp_699_fu_1455_p3 <= ap_port_reg_em_had_link_bit_4_V(3 downto 3);
    tmp_700_fu_1482_p3 <= ap_port_reg_em_had_link_bit_5_V(3 downto 3);
    tmp_701_fu_2017_p3 <= ap_port_reg_em_had_link_bit_6_V(3 downto 3);
    tmp_702_fu_2044_p3 <= ap_port_reg_em_had_link_bit_7_V(3 downto 3);
    tmp_703_fu_2579_p3 <= ap_port_reg_em_had_link_bit_8_V(3 downto 3);
    tmp_704_fu_2606_p3 <= ap_port_reg_em_had_link_bit_9_V(3 downto 3);
    tmp_705_fu_454_p3 <= em_had_link_bit_0_V(4 downto 4);
    tmp_706_fu_470_p3 <= em_had_link_bit_1_V(4 downto 4);
    tmp_707_fu_950_p3 <= ap_port_reg_em_had_link_bit_2_V(4 downto 4);
    tmp_708_fu_977_p3 <= ap_port_reg_em_had_link_bit_3_V(4 downto 4);
    tmp_709_fu_1512_p3 <= ap_port_reg_em_had_link_bit_4_V(4 downto 4);
    tmp_710_fu_1539_p3 <= ap_port_reg_em_had_link_bit_5_V(4 downto 4);
    tmp_711_fu_2074_p3 <= ap_port_reg_em_had_link_bit_6_V(4 downto 4);
    tmp_712_fu_2101_p3 <= ap_port_reg_em_had_link_bit_7_V(4 downto 4);
    tmp_713_fu_2636_p3 <= ap_port_reg_em_had_link_bit_8_V(4 downto 4);
    tmp_714_fu_2663_p3 <= ap_port_reg_em_had_link_bit_9_V(4 downto 4);
    tmp_715_fu_500_p3 <= em_had_link_bit_0_V(5 downto 5);
    tmp_716_fu_516_p3 <= em_had_link_bit_1_V(5 downto 5);
    tmp_717_fu_1007_p3 <= ap_port_reg_em_had_link_bit_2_V(5 downto 5);
    tmp_718_fu_1034_p3 <= ap_port_reg_em_had_link_bit_3_V(5 downto 5);
    tmp_719_fu_1569_p3 <= ap_port_reg_em_had_link_bit_4_V(5 downto 5);
    tmp_720_fu_1596_p3 <= ap_port_reg_em_had_link_bit_5_V(5 downto 5);
    tmp_721_fu_2131_p3 <= ap_port_reg_em_had_link_bit_6_V(5 downto 5);
    tmp_722_fu_2158_p3 <= ap_port_reg_em_had_link_bit_7_V(5 downto 5);
    tmp_723_fu_2693_p3 <= ap_port_reg_em_had_link_bit_8_V(5 downto 5);
    tmp_724_fu_2720_p3 <= ap_port_reg_em_had_link_bit_9_V(5 downto 5);
    tmp_725_fu_546_p3 <= em_had_link_bit_0_V(6 downto 6);
    tmp_726_fu_562_p3 <= em_had_link_bit_1_V(6 downto 6);
    tmp_727_fu_1064_p3 <= ap_port_reg_em_had_link_bit_2_V(6 downto 6);
    tmp_728_fu_1091_p3 <= ap_port_reg_em_had_link_bit_3_V(6 downto 6);
    tmp_729_fu_1626_p3 <= ap_port_reg_em_had_link_bit_4_V(6 downto 6);
    tmp_730_fu_1653_p3 <= ap_port_reg_em_had_link_bit_5_V(6 downto 6);
    tmp_731_fu_2188_p3 <= ap_port_reg_em_had_link_bit_6_V(6 downto 6);
    tmp_732_fu_2215_p3 <= ap_port_reg_em_had_link_bit_7_V(6 downto 6);
    tmp_733_fu_2750_p3 <= ap_port_reg_em_had_link_bit_8_V(6 downto 6);
    tmp_734_fu_2777_p3 <= ap_port_reg_em_had_link_bit_9_V(6 downto 6);
    tmp_735_fu_592_p3 <= em_had_link_bit_0_V(7 downto 7);
    tmp_736_fu_608_p3 <= em_had_link_bit_1_V(7 downto 7);
    tmp_737_fu_1121_p3 <= ap_port_reg_em_had_link_bit_2_V(7 downto 7);
    tmp_738_fu_1148_p3 <= ap_port_reg_em_had_link_bit_3_V(7 downto 7);
    tmp_739_fu_1683_p3 <= ap_port_reg_em_had_link_bit_4_V(7 downto 7);
    tmp_740_fu_1710_p3 <= ap_port_reg_em_had_link_bit_5_V(7 downto 7);
    tmp_741_fu_2245_p3 <= ap_port_reg_em_had_link_bit_6_V(7 downto 7);
    tmp_742_fu_2272_p3 <= ap_port_reg_em_had_link_bit_7_V(7 downto 7);
    tmp_743_fu_2807_p3 <= ap_port_reg_em_had_link_bit_8_V(7 downto 7);
    tmp_744_fu_2834_p3 <= ap_port_reg_em_had_link_bit_9_V(7 downto 7);
    tmp_745_fu_638_p3 <= em_had_link_bit_0_V(8 downto 8);
    tmp_746_fu_654_p3 <= em_had_link_bit_1_V(8 downto 8);
    tmp_747_fu_1178_p3 <= ap_port_reg_em_had_link_bit_2_V(8 downto 8);
    tmp_748_fu_1205_p3 <= ap_port_reg_em_had_link_bit_3_V(8 downto 8);
    tmp_749_fu_1740_p3 <= ap_port_reg_em_had_link_bit_4_V(8 downto 8);
    tmp_750_fu_1767_p3 <= ap_port_reg_em_had_link_bit_5_V(8 downto 8);
    tmp_751_fu_2302_p3 <= ap_port_reg_em_had_link_bit_6_V(8 downto 8);
    tmp_752_fu_2329_p3 <= ap_port_reg_em_had_link_bit_7_V(8 downto 8);
    tmp_753_fu_2864_p3 <= ap_port_reg_em_had_link_bit_8_V(8 downto 8);
    tmp_754_fu_2891_p3 <= ap_port_reg_em_had_link_bit_9_V(8 downto 8);
    tmp_755_fu_684_p3 <= em_had_link_bit_0_V(9 downto 9);
    tmp_756_fu_700_p3 <= em_had_link_bit_1_V(9 downto 9);
    tmp_757_fu_1235_p3 <= ap_port_reg_em_had_link_bit_2_V(9 downto 9);
    tmp_758_fu_1262_p3 <= ap_port_reg_em_had_link_bit_3_V(9 downto 9);
    tmp_759_fu_1797_p3 <= ap_port_reg_em_had_link_bit_4_V(9 downto 9);
    tmp_760_fu_1824_p3 <= ap_port_reg_em_had_link_bit_5_V(9 downto 9);
    tmp_761_fu_2359_p3 <= ap_port_reg_em_had_link_bit_6_V(9 downto 9);
    tmp_762_fu_2386_p3 <= ap_port_reg_em_had_link_bit_7_V(9 downto 9);
    tmp_763_fu_2921_p3 <= ap_port_reg_em_had_link_bit_8_V(9 downto 9);
    tmp_764_fu_2948_p3 <= ap_port_reg_em_had_link_bit_9_V(9 downto 9);
    tmp_fu_270_p1 <= em_had_link_bit_0_V(1 - 1 downto 0);
end behav;
