ROM_8_512_L.v,verilog,xil_defaultlib,../../../../SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_L/sim/ROM_8_512_L.v,incdir="../../../../../../../../Vivado/2025.1/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
