\# Program start time UTC 2018.01.29 11:19:22.199
\# Local time Monday 29 January 2018, 12:19 pm
\o Program:		@(#)$CDS: virtuoso version 6.1.6-64b 12/07/2015 20:18 (sjfbm186) $
\o Hierarchy:		/pkg/Cadence/installs/IC616/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.6-64b.500.14  (64-bit addresses)
\# Command line:	/pkg/Cadence/installs/IC616/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso27499 -mpshost s2424.it.kth.se -davinciService DaVinciService_27499_1517224757 -log /home/saul/projects/NANONETS/logs_saul/logs0/Job0.log -licenseLockFileName /home/saul/projects/NANONETS/.tmp_saul/.s2424.it.kth.se_27499 -nograph -nostdin -axlChildIdFlag 0
\# Host name (type):	s2424.it.kth.se (x86_64)
\# Operating system:	Linux 2.6.18-417.el5 #1 SMP Tue Dec 20 13:11:30 UTC 2016
\# Linux /etc/issue:	CentOS release 5.11 (Final)
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	s2424.it.kth.se:80.0 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server, PID 7658)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x33, current max 0x3ffffa (4194298)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        393 MB
\# Available memory:	     68,868 MB
\# System memory:	     78,453 MB
\# Maximum memory size:	     78,131 MB
\# Max mem available:	     68,939 MB
\# Initial memory used:	         71 MB
\#        process size:	        754 MB
\# Qt version:		4.7.2
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	s2424.it.kth.se:/home/saul/projects/NANONETS
\# Process Id:		7669
\o 
\o COPYRIGHT © 1992-2015  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2015  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading socket.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o ......................................................................................
\o            ams AG hitkit v.ams_4.14
\o ......................................................................................
\o COPYRIGHT (c) 2013 Full Service Foundry @ ams AG.  ALL RIGHTS RESERVED
\o This hitkit and attached documentation are confidential information and may 
\o only be used as authorized by the hitkit license agreement.
\o ......................................................................................
\o Loading simulator default settings.
\o Defining layer name mapping for Pcells
\o ROD pcell code loaded
\# Memory report: using         196 MB, process size 1,010 MB at UTC 2018.01.29 11:19:23.670
\o Additional code for low-voltage devices loaded
\o Loading customization file: ./.cdsinit_local
\o //
\o //  Calibre Skill Interface * (v2014.3_27.21) *
\o //
\o //                 Copyright Mentor Graphics Corporation 2005
\o //                             All Rights Reserved.
\o //         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
\o //            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
\o //              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
\o //
\o //
\o *SAUL_INFO* .cdsinit_local: Loading Calibre SKILL interface done
\o Loading customization file: $HOME/.cdsinit_personal
\o Loading simulator default settings.
\o *Info*    Client has finished starting ... 
\o 
\p hitkit: ams_4.14  Tech: ac18a6dmca  User: saul 
\# Available memory:         68,746 MB at UTC 2018.01.29 11:19:32.438
\# Memory report: Maximum memory size now 68,949 MB at UTC 2018.01.29 11:19:32.438
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = TOP
\o 	Cell         = top_ring_core_tb
\o 	View         = config_dig_cmos_sch__par_ana
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = TOP:top_ring_core_tb:2_none_Interactive.82
\o 	Results DB   = /home/saul/projects/NANONETS/TOP/top_ring_core_tb/adexl/results/data/Interactive.82.rdb
\o 	Results Dir  = /home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data/Interactive.82/1/TOP:top_ring_core_tb:2
\o 	Results Loc  = /home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/NANONETS/Sim
\o 	Setup DB loc = /home/saul/projects/NANONETS/TOP/top_ring_core_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading viva.cxt 
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (0 1) on testbench [
\o           TOP:top_ring_core_tb:2 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting temp(T) = 27
\# Memory report: using         319 MB, process size 1,133 MB at UTC 2018.01.29 11:21:29.711
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data/Interactive.82/1/TOP:top_ring_core_tb:2/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data/Interactive.82/1/TOP:top_ring_core_tb:2
\o 
\o 
\o *Info*    Creating Netlist for Point ID (0 1)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS OSS-based Netlisting (AMS OSSN) flow has been enabled.
\o 
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o 
\o Loading seCore.cxt 
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\o Begin Incremental Netlisting Jan 29 12:21:29 2018
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data/Interactive.82/1/TOP:top_ring_core_tb:2/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o Loading IBM A&MS cmrf7sf Procedures for Cadence Version "6.1.6-64b"
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o 
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Traverse Config lib:TOP cell:top_ring_core_tb view:config_dig_cmos_sch__par_ana
\o       4096 nodes ...
\o       8192 nodes ...
\o      12288 nodes ...
\o      16384 nodes ...
\o      20480 nodes ...
\o      24576 nodes ...
\o      28672 nodes ...
\o      32768 nodes ...
\o      36864 nodes ...
\o      40960 nodes ...
\o      45056 nodes ...
\o      49152 nodes ...
\o      53248 nodes ...
\o      57344 nodes ...
\o      61440 nodes ...
\o      65536 nodes ...
\o      69632 nodes ...
\o      73728 nodes ...
\o      77824 nodes ...
\o      81920 nodes ...
\o      86016 nodes ...
\o      90112 nodes ...
\o      94208 nodes ...
\o      98304 nodes ...
\o     102400 nodes ...
\o WARNING (VLOGNET-110): The cell 'IOLIB_6AM/PORGEN_1V8/cmos_sch' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-110): The cell 'IOLIB_6AM/PWRCUT_DX/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o WARNING (VLOGNET-186): Unable to generate explicit netlist for the 'TOP/top_core/av_analog_extracted' cell view because split buses and/or bundle terminals are present in it.  
\o Set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' or set the hnlVerilogTermSyncUp variable as 'mergeAll' and netlist again.
\o 
\o WARNING (VLOGNET-110): The cell 'TOP/top_ring_core_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib 'SPC', cell 'config_stimulus', view 'verilogams' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("Cfg_in" "Clk" "Resetn")
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o presistor                   spectre              *Stopping View*  
\o pfetx                       spectre              *Stopping View*  
\o nfetx                       spectre              *Stopping View*  
\o subcx                       spectre              *Stopping View*  
\o tdndsx                      spectre              *Stopping View*  
\o opppcresx                   spectre              *Stopping View*  
\o mosvartx                    spectre              *Stopping View*  
\o esdndsx                     spectre              *Stopping View*  
\o oppdresx                    spectre              *Stopping View*  
\o esdvpnpnw                   spectre              *Stopping View*  
\o sblkndresx                  spectre              *Stopping View*  
\o pcapacitor                  spectre              *Stopping View*  
\o diodenwx                    spectre              *Stopping View*  
\o cmimx                       spectre              *Stopping View*  
\o oprrpresx                   spectre              *Stopping View*  
\o config_stimulus             verilogams           *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o idc                         spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o res                         spectre              *Stopping View*  
\o ind                         spectre              *Stopping View*  
\o nnpfet                      veriloga             *Stopping View*  
\o top_ring_core_tb            schematic                             
\o nnpfet_array                schematic                             
\o top_ring_core               schematic                             
\o top_core                    av_analog_extracted                   
\o ring                        schematic                             
\o APRIO1V8_00                 schematic                             
\o ESD18clamp_v2               schematic                             
\o baiowire_pmx                schematic                             
\o PWRCUT_DX                   schematic                             
\o IOPAD1V8_3                  cmos_sch                              
\o io_drvr_1V8                 schematic                             
\o LOGIC1                      cmos_sch                              
\o LOGIC0                      cmos_sch                              
\o io_inv_oe_1V8               schematic                             
\o io_lvl_a_1V8                schematic                             
\o io_in_1V8                   schematic                             
\o io_lvl_b_1V8                schematic                             
\o io_pull_1V8                 schematic                             
\o io_inv_oe2_1V8              schematic                             
\o io_predrv_1V8               schematic                             
\o PORGEN_1V8                  cmos_sch                              
\o VDDPAD1V8ALL                schematic                             
\o ESD18rctrigger_asym_v1      schematic                             
\o ESD18clamp_v4               schematic                             
\o GNDPAD1V8ALL                schematic                             
\o ESD18clamp_v3               schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library 'TOP', cell 'top_ring_core_tb', and view 'config_dig_cmos_sch__par_ana' has been netlisted successfully.
\o 
\o End netlisting Jan 29 12:22:22 2018
\# Memory report: using         422 MB, process size 1,236 MB at UTC 2018.01.29 11:22:22.640
\o INFO (AMS-1241): AMS OSSN netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o 
\o       ...successful.
\o create cds_globals...
\o Loading cdf.cxt 
\a sevSetTableItem(connectModulesForm->ieFormTableBox 0 2 "")
\r t
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ TOP:top_ring_core_tb:2 ]
\o           for Point ID (0 1).
\o 
\o Delete simulation data in /home/saul/Sim/TOP/top_ring_core_tb/adexl/results/data/Interactive.82/1/TOP:top_ring_core_tb:2/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\# Memory report: Maximum memory size now 67,238 MB at UTC 2018.01.29 11:23:51.643
\# Memory report: Maximum memory size now 65,265 MB at UTC 2018.01.29 12:10:51.751
\# Memory report: Maximum memory size now 63,917 MB at UTC 2018.01.29 12:14:11.758
\# Memory report: Maximum memory size now 67,213 MB at UTC 2018.01.29 12:18:01.769
\# Memory report: Maximum memory size now 65,740 MB at UTC 2018.01.29 12:35:31.809
\# Memory report: Maximum memory size now 64,244 MB at UTC 2018.01.29 12:36:01.811
\# Available memory:         60,333 MB at UTC 2018.01.29 12:36:11.811
\# Memory report: Maximum memory size now 60,779 MB at UTC 2018.01.29 12:36:11.811
\# Memory report: Maximum memory size now 57,225 MB at UTC 2018.01.29 12:36:21.811
\# Available memory:         53,287 MB at UTC 2018.01.29 12:36:41.812
\# Memory report: Maximum memory size now 53,732 MB at UTC 2018.01.29 12:36:41.813
\# Memory report: Maximum memory size now 52,677 MB at UTC 2018.01.29 12:51:11.838
\# Memory report: Maximum memory size now 51,590 MB at UTC 2018.01.29 13:10:21.869
\# Memory report: Maximum memory size now 49,075 MB at UTC 2018.01.29 13:19:51.886
\# Available memory:         41,945 MB at UTC 2018.01.29 13:20:01.887
\# Memory report: Maximum memory size now 42,390 MB at UTC 2018.01.29 13:20:01.887
\# Available memory:         48,619 MB at UTC 2018.01.29 13:20:11.888
\# Memory report: Maximum memory size now 49,065 MB at UTC 2018.01.29 13:20:11.888
\# Memory report: Maximum memory size now 46,909 MB at UTC 2018.01.29 13:20:21.889
\# Available memory:         43,080 MB at UTC 2018.01.29 13:20:31.889
\# Memory report: Maximum memory size now 43,525 MB at UTC 2018.01.29 13:20:31.890
\# Memory report: Maximum memory size now 41,807 MB at UTC 2018.01.29 13:20:41.890
\# Memory report: Maximum memory size now 40,985 MB at UTC 2018.01.29 13:21:21.892
\# Available memory:         66,728 MB at UTC 2018.01.29 13:57:01.974
\# Memory report: Maximum memory size now 67,173 MB at UTC 2018.01.29 13:57:01.974
\# Memory report: Maximum memory size now 65,842 MB at UTC 2018.01.29 15:37:32.225
\# Memory report: Maximum memory size now 62,597 MB at UTC 2018.01.29 15:37:52.226
\# Available memory:         59,456 MB at UTC 2018.01.29 15:38:02.227
\# Memory report: Maximum memory size now 59,901 MB at UTC 2018.01.29 15:38:02.227
\# Memory report: Maximum memory size now 57,911 MB at UTC 2018.01.29 15:38:12.227
\# Memory report: Maximum memory size now 56,751 MB at UTC 2018.01.29 15:46:02.240
\# Memory report: Maximum memory size now 55,612 MB at UTC 2018.01.29 15:49:52.246
\# Available memory:         53,807 MB at UTC 2018.01.29 16:00:42.271
\# Memory report: Maximum memory size now 54,253 MB at UTC 2018.01.29 16:00:42.271
\# Memory report: Maximum memory size now 51,912 MB at UTC 2018.01.29 16:00:52.272
\# Memory report: Maximum memory size now 49,567 MB at UTC 2018.01.29 16:01:12.273
\# Available memory:         48,713 MB at UTC 2018.01.29 16:01:22.273
\# Memory report: Maximum memory size now 47,993 MB at UTC 2018.01.29 16:27:32.341
\# Available memory:         65,343 MB at UTC 2018.01.29 16:31:02.351
\# Memory report: Maximum memory size now 65,788 MB at UTC 2018.01.29 16:31:02.351
\# Memory report: Maximum memory size now 64,004 MB at UTC 2018.01.29 16:33:42.356
\# Memory report: Maximum memory size now 65,477 MB at UTC 2018.01.29 17:19:42.467
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o ERROR (ADEXL-2709): Evaluation of output 'I1' returned 'nil' for point:'1' test:'TOP:top_ring_core_tb:2'
\o 	Expression:'sample(IT("/I0/I1/I6/CUR_OUT") 0.002 0.02 "linear" 0.002)'.
\o Ensure that the definition of output is correct.
\o 
\o ERROR (ADEXL-2709): Evaluation of output 'I4' returned 'nil' for point:'1' test:'TOP:top_ring_core_tb:2'
\o 	Expression:'sample(IT("/I0/I1/I6/CUR_OUT") 0.022 0.04 "linear" 0.002)'.
\o Ensure that the definition of output is correct.
\o 
\o 
\o *Info*    Run complete for Point ID (0 1) on testbench [
\o           TOP:top_ring_core_tb:2 ].
\o 
\o 
\o 
\o 
\o 
\# Memory report: Maximum memory size now 67,332 MB at UTC 2018.01.30 01:36:23.692
\o Job 0 timed out after no activity in 300 seconds.
\o Loading lce.cxt 
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
