// -------------------------------------------------------------
// 
// File Name: sine_gen2\sine_gen\vc.v
// Created: 2025-02-17 19:39:10
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: vc
// Source Path: sine_gen/sine_3ph/vc
// Hierarchy Level: 1
// Model version: 1.19
// 
// Sine Wave
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module vc
          (clk,
           reset,
           enb_1_1000_0,
           Sine_Wave_out1);


  input   clk;
  input   reset;
  input   enb_1_1000_0;
  output  signed [17:0] Sine_Wave_out1;  // sfix18_En8


  reg [6:0] address_cnt1;  // ufix7
  wire signed [17:0] lut1out1;  // sfix18_En8


  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 93
  always @(posedge clk)
    begin : Sine_Wave_addrcnt_temp_process1_process
      if (reset == 1'b1) begin
        address_cnt1 <= 7'b0000000;
      end
      else begin
        if (enb_1_1000_0) begin
          if (address_cnt1 >= 7'b1011101) begin
            address_cnt1 <= 7'b0000000;
          end
          else begin
            address_cnt1 <= address_cnt1 + 7'b0000001;
          end
        end
      end
    end

  Lookup_Table3_block1 u_Lookup_Table3 (.in1(address_cnt1),  // ufix7
                                        .out(lut1out1)  // sfix18_En8
                                        );

  assign Sine_Wave_out1 = lut1out1;

endmodule  // vc

