<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myNewOLEDrgb</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myNewOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c381a2c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myNewOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c381a2c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9cff819c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>myNewOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a4615f60</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RES</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VCCEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMODEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>NC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/OLEDrgb_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cmd_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cmd_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myNewOLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/wait_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myNewOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a8f420ee</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/OLEDrgb_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cmd_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cmd_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myNewOLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/wait_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myNewOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/data/myNewOLEDrgb.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/data/myNewOLEDrgb.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/src/myNewOLEDrgb.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/src/myNewOLEDrgb.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myNewOLEDrgb_v1_0/src/myNewOLEDrgb_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myNewOLEDrgb_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/tb_OLEDrgb_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tb_OLEDrgb_driver_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myNewOLEDrgb_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myNewOLEDrgb_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-08-24T13:54:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c5bcfb_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6489ec62_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452bb1ba_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d2f4ed_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d78d997_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681ea62a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78682201_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73860883_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746fa8ec_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8da0b2_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d56750_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ff8f01_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17529ff8_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfd3899_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1538d7_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f71c60_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2764421a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387143a3_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c04a2_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e6d5d2_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601c4c95_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a42b37_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b46674_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e9295e_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435b625f_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14745fc0_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2a3058_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64af4561_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d46ae72_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e03744d_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3031d58c_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de42ad7_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609e2cdf_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77001842_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bd9fb0_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e4efa2_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8c9ea6_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478625ae_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60217bdd_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406f1ffe_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e67ebe_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607491b_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8945ed_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a28822f_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80acf1_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c8f7c7_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e63e49_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4caf02_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1dabef_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c6c9d6_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66618710_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ed347d_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12039c00_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32618510_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac397b8_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e408b67_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69301949_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cd46fc_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32be4216_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea9dd7a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b7fb6e_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a843_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754d778a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b8cf9d_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3689d822_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b141b0c_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33811f53_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7117dd_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af83f2a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fe805a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495034af_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2026d7_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1390fa67_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdee2a6_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f75b020_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffffa10_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1e1651_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610ccf5a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e367faf_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74152287_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eba621_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c9d495_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335a04b6_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c338bb_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c32ccaa_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d0459d_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22be02be_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc55cb4_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1706dd03_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3e8481_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20db63e1_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6878636e_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0afc4b_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d74817a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e022c1_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c37dd85_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b24519b_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0eb038_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3724b7d7_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6f971a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d44607f_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c359e3_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3481f00c_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9003c0_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57847e2a_ARCHIVE_LOCATION">c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo/myNewOLEDrgb_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b133a032"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="76e0b650"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8e90ea0a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
