$date
	Sun Apr 14 16:44:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module accumulator_tb $end
$var wire 16 ! acc [15:0] $end
$var reg 1 " add_sub $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % rst $end
$scope module Acc $end
$var wire 1 & add_sub $end
$var wire 1 ' clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 ) rst $end
$var reg 16 * acc [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
b0 (
x'
0&
1%
b0 $
x#
0"
b0 !
$end
#10000
0%
0)
#20000
b101 $
b101 (
#30000
b1010 $
b1010 (
#40000
1"
1&
b11 $
b11 (
#50000
b100 $
b100 (
#60000
