<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724849744 {padding: 0px;}
div.rbtoc1759724849744 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724849744 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724849744'>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-Overview'>Overview</a></li>
<li><a href='#nativeInterface-ACE-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#nativeInterface-ACE-FunctionalCoverageandChecks'>Functional Coverage and Checks</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-ReadChannelTransactions'>Read Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-Non-snooping'>Non-snooping</a></li>
<li><a href='#nativeInterface-ACE-Coherent'>Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-NarrowReads'>Narrow Reads</a></li>
<li><a href='#nativeInterface-ACE-WideRead'>Wide Read</a></li>
<li><a href='#nativeInterface-ACE-CachealignTransactions'>Cache align Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-NormalRead'>Normal Read</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-ReadShared'>ReadShared</a></li>
<li><a href='#nativeInterface-ACE-ReadClean'>ReadClean</a></li>
<li><a href='#nativeInterface-ACE-ReadNotSharedDirty'>ReadNotSharedDirty</a></li>
<li><a href='#nativeInterface-ACE-ReadUnique'>ReadUnique</a></li>
<li><a href='#nativeInterface-ACE-CleanUnique'>CleanUnique</a></li>
<li><a href='#nativeInterface-ACE-MakeUnique'>MakeUnique</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-ExclusiveRead'>Exclusive Read</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-ReadShared.1'>ReadShared</a></li>
<li><a href='#nativeInterface-ACE-ReadClean.1'>ReadClean</a></li>
<li><a href='#nativeInterface-ACE-CleanUnique.1'>CleanUnique</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-Cachemaintenance'>Cache maintenance</a></li>
<li><a href='#nativeInterface-ACE-DVM'>DVM</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-DVMMessage'>DVM Message</a></li>
<li><a href='#nativeInterface-ACE-DVMComplete'>DVM Complete</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-WriteChannelTransactions'>Write Channel Transactions</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-Non-snooping.1'>Non-snooping</a></li>
<li><a href='#nativeInterface-ACE-Coherent.1'>Coherent</a></li>
<li><a href='#nativeInterface-ACE-MemoryUpdate'>Memory Update</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-Coherent.2'>Coherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-NarrowWrite'>Narrow Write</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-WriteClean'>WriteClean</a></li>
<li><a href='#nativeInterface-ACE-WriteBack'>WriteBack</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-WideWrite'>Wide Write</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-WriteClean.1'>WriteClean</a></li>
<li><a href='#nativeInterface-ACE-WriteBack.1'>WriteBack</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-Cachelinesize'>Cacheline size</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-Evict'>Evict</a></li>
<li><a href='#nativeInterface-ACE-WriteEvict'>WriteEvict</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-NonCoherent'>NonCoherent</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-NarrowWrite.1'>Narrow Write</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-WriteClean.2'>WriteClean</a></li>
<li><a href='#nativeInterface-ACE-WriteBack.2'>WriteBack</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-WideWrite.1'>Wide Write</a>
<ul class='toc-indentation'>
<li><a href='#nativeInterface-ACE-WriteClean.3'>WriteClean</a></li>
<li><a href='#nativeInterface-ACE-WriteBack.3'>WriteBack</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-ReadResponseChannel'>Read Response Channel</a></li>
<li><a href='#nativeInterface-ACE-WriteResponseChannel'>Write Response Channel</a></li>
<li><a href='#nativeInterface-ACE-SnoopResponseChannel'>Snoop Response Channel</a></li>
</ul>
</li>
<li><a href='#nativeInterface-ACE-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#nativeInterface-ACE-Configs'>Configs</a></li>
</ul>
</div><h1 id="nativeInterface-ACE-Overview">Overview</h1><p><strong>Reference Documents/Links:</strong></p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/20414546/Ncore%20Supplemental%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/20414546/Ncore%20Supplemental%20Architecture%20Specification.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/67960899/nativeInterface+-+ACE?preview=%2F67960899%2F237928616%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a></p><p><a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><h1 id="nativeInterface-ACE-StimulusDescription">Stimulus Description</h1><p>Stimulus Description defined in <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description</a>  to ACE as well, with additional signals/constraints listed below.</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="72630cec-00c5-4744-825b-f58c17cff051" class="confluenceTable"><colgroup><col style="width: 216.0px;"/><col style="width: 176.0px;"/><col style="width: 177.0px;"/><col style="width: 175.0px;"/><col style="width: 244.0px;"/><col style="width: 160.0px;"/><col style="width: 150.0px;"/><col style="width: 150.0px;"/><col style="width: 101.0px;"/><col style="width: 251.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Name of the field</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Constraint</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>wstrb</p></td><td class="confluenceTd"><p>The WSTRB[n:0] signals when HIGH, specify the byte lanes of the data bus that contain valid information. There is one write strobe for each 8 bits of the write data bus, therefore WSTRB[n] corresponds to<br/>WDATA[(8n)+7: (8n)].<br/>A Manager must ensure that the write strobes are HIGH only for byte lanes that contain valid data.</p></td><td class="confluenceTd"><p>WriteLineUnique and WriteEvict transactions are required to have every write data strobe asserted, that is, sparse<br/>write data strobes are not permitted.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p> #Stimulus.IOAIU.nativeInterface.WriteDataStrobes</p></td><td class="confluenceTd"><p> axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p> Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsnoop</p></td><td class="confluenceTd"><p>Indicates the transaction type for sharable read/write transactions</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/67960899/image-20221026-124856.png?api=v2"></span><p> </p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D3.1.3 Read and write Shareable transaction types</p><p>Table D3-7 Permitted read address control signal combinations</p><p>Table D3-8 Permitted write address control signal combinations</p></td><td class="confluenceTd"><p> #Stimulus.IOAIU.nativeInterface.axsnoop</p></td><td class="confluenceTd"><p> axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p> Done </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlen, axsize, axburst,</p><p>axdomain,</p><p>axlock,</p><p> </p></td><td class="confluenceTd"><p>Constraints apply to below cache-line size transactions-</p><ul><li><p>ReadClean</p></li><li><p>ReadNotSharedDirty</p></li><li><p>ReadShared</p></li><li><p>ReadUnique</p></li><li><p>CleanUnique</p></li><li><p>MakeUnique</p></li><li><p>CleanShared</p></li><li><p>CleanInvalid</p></li><li><p>MakeInvalid</p></li><li><p>WriteLineUnique</p></li><li><p>WriteEvict</p></li><li><p>Evict</p></li></ul></td><td class="confluenceTd"><p>axlen inside {0, 1, 3, 7}</p><p>(axlen &gt; 0) → (axsize == log2(bus-width))</p><p>(burst_type == INCR) → (addr_type == cache-aligned addr)</p><p>(burst_type == WRAP) → (addr_type inside {cache-aligned, cache-unaligned &amp;&amp; burst-size aligned)</p><p>cmdtype inside {</p><p>ReadClean, ReadNotSharedDirty, ReadShared, ReadUnique, CleanUnique, MakeUnique, WriteLineUnique, Evict} → axdomain inside {inner-sharable, outer-sharable}</p><p>cmdtype inside {CleanShared, CleanInvalid, MakeInvalid, WrEvict} → axdomain inside {non-sharable, inner-shareable, outer-shareable}</p><p>axcache[1] == 1(modifiable)</p><p>if (cmdtype inside {ReadClean, ReadShared, CleanUnique})</p><p>axlock = 0:90%, 1:10%</p><p>else axlock = 0</p><p>Burst_Length x 2^axsize == cacheline-size</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p> #Stimulus.IOAIU.nativeInterface.CacheLineSizeTxns.axlen</p><p> #Stimulus.IOAIU.nativeInterface.CacheLineSizeTxns.burst_type</p><p>#Stimulus.IOAIU.nativeInterface.CacheLineSizeTxns.axsize</p></td><td class="confluenceTd"><p> axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>  Done </p></td><td class="confluenceTd"><p> Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlen, axsize</p></td><td class="confluenceTd"><p>Transactions that do not transfer data -</p><ul><li><p>CleanUnique<br/>• MakeUnique<br/>• CleanShared<br/>• CleanInvalid<br/>• MakeInvalid<br/>• Evict</p></li></ul></td><td class="confluenceTd"><p>transactions must use AxLEN to indicate the correct cache line size</p><p>implies Burst_Length x Transfer in each Beat == cacheline-size(64B)</p><p>So for 16B data-bus-width, axlen=3 &amp;&amp; axsize=4</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Text below Table D3-10 Cache line size transaction constraints (continued)</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.nativeInterface.CacheLineSizeTxns.axlen</p><p>#Stimulus.IOAIU.nativeInterface.CacheLineSizeTxns.axsize</p></td><td class="confluenceTd"><p>  axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p> Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axlen, axsize</p></td><td class="confluenceTd"><p>WriteBack and WriteClean transactions are not constrained to cache-line size.</p></td><td class="confluenceTd"><p>data transferred can be &lt; 64B(cacheline)</p><p>For WRAP burst, Burst_Length x Bytes transferred in each Beat(2**axsize) &lt;= 64B</p><p>INCR → Burst_Length &lt;=16</p><p>The transaction must not cross a cache line boundary. The location of the last<br/>byte in the burst is determined by (AWSIZE × AWLEN) added to the AWSIZE aligned start address. The location of this last byte must fall within the same cache line as the first byte in the burst.</p><p>awdomain != system</p><p>axcache[1] = Modifiable</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>  #Stimulus.IOAIU.nativeInterface.WrBk_WrCln.axlen</p><p>  #Stimulus.IOAIU.nativeInterface.WrBk_WrCln.axsize</p></td><td class="confluenceTd"><p>   axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p> Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axdomain,</p><p>axburst,</p><p>axcache,</p><p>axlock</p></td><td class="confluenceTd"><p>Constraints apply to below non-cache-line size transactions-</p><p>ReadOnce</p><p>WriteUnique</p></td><td class="confluenceTd"><p>axdomain inside {inner-shareable, outer-shareable}</p><p>axburst inside {INCR, WRAP}</p><p>AXCACHE[1]=1 (Modifiable)</p><p>AXLOCK=Normal Access</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-11 ReadOnce and WriteUnique transaction constraints</p></td><td class="confluenceTd"><p>  #Stimulus.IOAIU.nativeInterface.RdOnce_WrUnq</p></td><td class="confluenceTd"><p>    axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axdomain</p></td><td class="confluenceTd"><p>shareability domain is a set of Manager<br/>components that enables a Manager component to determine which other Manager components to include when issuing coherency or barrier transactions. For coherent transactions, a Manager component uses the shareability domain to determine which other Manager components might have a copy of the addressed location in their local cache. The interconnect component uses this information to determine what other Manager components must be snooped to complete the transaction</p></td><td class="confluenceTd"><p>randomize</p><p>00 non-sharable</p><p>01 inner-sharable</p><p>10 outer-sharable</p><p>11 system</p><p>axcache[1]==0 → axdomain == 0b11</p><p>axcache[3:2]!=0 → axdomain != 0b11</p><p>All constraints defined in Table D3-3</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D1.3.1 Changes to existing AXI4 channels</p><p>D1.6.1 Domains</p><p>D3.1.1 Shareability domain types</p><p>Use of the Inner Shareable domain is deprecated in ACE5 and ACE5-Lite</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p></td><td class="confluenceTd"><p> #Stimulus.IOAIU.nativeInterface.axdomain</p></td><td class="confluenceTd"><p>     axi_txn.svh</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axbar[0]</p></td><td class="confluenceTd"><p>Barrier transaction</p></td><td class="confluenceTd"><p>always drive 0.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.3 Barrier Support</p><p> </p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.nativeInterface.arbar</p></td><td class="confluenceTd"><p> axi_txn.svh</p><p /></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>awunique</p></td><td class="confluenceTd"><p>The AWUNIQUE signal is a write address channel signal that can be used with various write transactions to improve the operation of lower levels of the cache hierarchy, such as an L3 or system-level cache</p></td><td class="confluenceTd"><p>WRNOSNP, EVICT → completely randomize, since it has no meaning</p><p>WRUNQ, WRLNUNQ → if ns!=IX always drive 0</p><p>else if ns==IX drive 1: 90% drive 0: 10%</p><p>WRCLN → always 0</p><p>WREVCT → always 1</p><p>WRBK → if (SD) always drive 0</p><p>if (UD) drive 1: 90% drive 0: 10%</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D1.3.1 Changes to existing AXI4 channels</p><p>The AWUNIQUE signal is only required by a component that supports the WriteEvict transaction</p><p>Table D3-9 AWUNIQUE signaling requirements for different write transactions</p></td><td class="confluenceTd"><p> #Stimulus.IOAIU.nativeInterface.awunique</p></td><td class="confluenceTd"><p>axi_txn.svh</p><p>axi_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="nativeInterface-ACE-FunctionalCoverageandChecks">Functional Coverage and Checks</h1><h2 id="nativeInterface-ACE-ReadChannelTransactions">Read Channel Transactions</h2><h3 id="nativeInterface-ACE-Non-snooping">Non-snooping</h3><p>Covered here <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Non-Coherent/Non-Snooping-Reads" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Non-Coherent/Non-Snooping-Reads</a> </p><h3 id="nativeInterface-ACE-Coherent">Coherent</h3><h4 id="nativeInterface-ACE-NarrowReads">Narrow Reads</h4><p>Covered here <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/nativeInterface+-+ACE+Lite#Narrow-Reads.1" rel="nofollow">nativeInterface - ACE_Lite | Narrow Reads</a> </p><h4 id="nativeInterface-ACE-WideRead">Wide Read</h4><p>Covered here <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/nativeInterface+-+ACE+Lite#Wide-Reads.2" rel="nofollow">nativeInterface - ACE_Lite | Wide Reads</a> </p><h4 id="nativeInterface-ACE-CachealignTransactions"><br/>Cache align Transactions</h4><h5 id="nativeInterface-ACE-NormalRead">Normal Read</h5><h6 id="nativeInterface-ACE-ReadShared">ReadShared</h6><p>ReadShared is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a056d192-cb08-4e0e-8161-caedc5f241c9" class="confluenceTable"><colgroup><col style="width: 233.0px;"/><col style="width: 140.0px;"/><col style="width: 397.0px;"/><col style="width: 195.0px;"/><col style="width: 195.0px;"/><col style="width: 195.0px;"/><col style="width: 195.0px;"/><col style="width: 195.0px;"/><col style="width: 195.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate<br/></p><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p><p /></td><td class="confluenceTd"><p>cx_ReadShared_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b0001)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadSharedNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h6 id="nativeInterface-ACE-ReadClean">ReadClean</h6><p>ReadClean is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="33b0a1a7-3c45-4e1b-8a3b-dfe61c7e7680" class="confluenceTable"><colgroup><col style="width: 327.0px;"/><col style="width: 140.0px;"/><col style="width: 570.0px;"/><col style="width: 238.0px;"/><col style="width: 186.0px;"/><col style="width: 85.0px;"/><col style="width: 84.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_ReadClean_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b0010)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadCleanNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p /><h6 id="nativeInterface-ACE-ReadNotSharedDirty">ReadNotSharedDirty</h6><p>ReadNotSharedDirty is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="34b24e5f-90d1-4d35-8d75-8dcbf458a321" class="confluenceTable"><colgroup><col style="width: 327.0px;"/><col style="width: 140.0px;"/><col style="width: 615.0px;"/><col style="width: 222.0px;"/><col style="width: 187.0px;"/><col style="width: 97.0px;"/><col style="width: 169.0px;"/><col style="width: 76.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_ReadNotSharedDirty_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b0011)<br/><br/>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b0011)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadNotSharedDirtyNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-ReadUnique">ReadUnique</h6><p>ReadUnique is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d6b47c41-8ea1-4b11-90f1-d86cf08d2249" class="confluenceTable"><colgroup><col style="width: 326.0px;"/><col style="width: 140.0px;"/><col style="width: 540.0px;"/><col style="width: 266.0px;"/><col style="width: 192.0px;"/><col style="width: 85.0px;"/><col style="width: 81.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_ReadUnique_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b0111)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadUniqueNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-CleanUnique">CleanUnique</h6><p>CleanUnique is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6eeaf712-0a66-474d-af65-e2d8e2ac7254" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 527.0px;"/><col style="width: 270.0px;"/><col style="width: 195.0px;"/><col style="width: 104.0px;"/><col style="width: 159.0px;"/><col style="width: 145.0px;"/><col style="width: 72.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_CleanUnique_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b1011)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CleanUniqueNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-MakeUnique">MakeUnique</h6><p>MakeUnique is a cache-line size transaction. So (arlen+1) * 2^arsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="16c37d34-5a8a-460e-a21a-caba14086a5d" class="confluenceTable"><colgroup><col style="width: 325.0px;"/><col style="width: 140.0px;"/><col style="width: 539.0px;"/><col style="width: 269.0px;"/><col style="width: 187.0px;"/><col style="width: 111.0px;"/><col style="width: 102.0px;"/><col style="width: 125.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_MakeUnique_normal : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock==0 &amp;&amp; arsnoop=='b1100)</p><p /><p>cross addr_type x arburst x arsize x ardomain iff (arcache == 'b0000 &amp;&amp; ardomain inside {10, 01} &amp;&amp; arsnoop == 0b1100)</p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.MakeUniqueNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h5 id="nativeInterface-ACE-ExclusiveRead">Exclusive Read</h5><h6 id="nativeInterface-ACE-ReadShared.1">ReadShared </h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="c413d5ab-94b0-4f17-becd-d94d97be9b3f" class="confluenceTable"><colgroup><col style="width: 326.0px;"/><col style="width: 140.0px;"/><col style="width: 536.0px;"/><col style="width: 162.0px;"/><col style="width: 197.0px;"/><col style="width: 118.0px;"/><col style="width: 151.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p><p>D9.2.1 Exclusive Load</p></td><td class="confluenceTd"><p>cx_ReadShared_Excl : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock == 1 &amp;&amp; arsnoop == 'b0001)<br/></p><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadSharedExcl</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-ReadClean.1">ReadClean</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="dc036ecb-e850-41e5-9237-8dbe15ba3cf2" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 532.0px;"/><col style="width: 164.0px;"/><col style="width: 197.0px;"/><col style="width: 118.0px;"/><col style="width: 151.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p><p>D9.2.1 Exclusive Load</p></td><td class="confluenceTd"><p>cx_ReadClean_Excl : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock == 1 &amp;&amp; arsnoop == 'b0010)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ReadCleanExcl</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-CleanUnique.1">CleanUnique</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="03e76255-88e7-49ba-aa39-6b97ae6f54f2" class="confluenceTable"><colgroup><col style="width: 326.0px;"/><col style="width: 140.0px;"/><col style="width: 536.0px;"/><col style="width: 162.0px;"/><col style="width: 197.0px;"/><col style="width: 118.0px;"/><col style="width: 151.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p /></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p><p>D9.2.3 Exclusive Store</p></td><td class="confluenceTd"><p>cx_CleanUnique_Excl : cross cp_araddr_type_align , cp_ardomain, cp_allowed_cacheline_arlen,burst_type,cp_arcache iff(arlock == 1 &amp;&amp; arsnoop == 'b1011)</p><p /><p>For 64B cacheline, 8B bus-width, arsize=3, arlen=7</p><p>For 64B cacheline, 16B bus-width, arsize=4, arlen=3</p><p>For 64B cacheline, 32B bus-width, arsize=5, arlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(arburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CleanUniqueExcl </p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h3 id="nativeInterface-ACE-Cachemaintenance">Cache maintenance</h3><p>These are covered here <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Cache-maintenance-Ops" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Cache-maintenance-Ops</a> </p><p>ACE5 supports CleanSharedPersist - <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/109641770/nativeInterface+-+ACE+Lite+E#CleanSharedPersist" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/109641770/nativeInterface+-+ACE+Lite+E#CleanSharedPersist</a> </p><h3 id="nativeInterface-ACE-DVM">DVM</h3><h4 id="nativeInterface-ACE-DVMMessage">DVM Message</h4><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="b15d44f7-767b-4a3a-8531-c8ed20caea4e" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 439.0px;"/><col style="width: 257.0px;"/><col style="width: 197.0px;"/><col style="width: 118.0px;"/><col style="width: 151.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D13.2.3 DVM request attributes</p></td><td class="confluenceTd"><p>cp  ardomain iff ( arsnoop == 0b1110  )<br/></p></td><td class="confluenceTd"><p>#Cover.IOAIU.DVMMessage</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Needs Analysis</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h4 id="nativeInterface-ACE-DVMComplete">DVM Complete</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="78cd06d1-4b1d-48e5-9eec-6f31292f063e" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 439.0px;"/><col style="width: 257.0px;"/><col style="width: 197.0px;"/><col style="width: 118.0px;"/><col style="width: 151.0px;"/><col style="width: 203.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>D13.2.3 DVM request attributes</p></td><td class="confluenceTd"><p>cp  ardomain iff ( arsnoop == 0b1111  )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.DVMComplete.</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Needs Analysis</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="nativeInterface-ACE-WriteChannelTransactions">Write Channel Transactions</h2><h3 id="nativeInterface-ACE-Non-snooping.1">Non-snooping </h3><p>This is covered in ACE-LITE testplan. Link: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Non-Coherent/Non-Snooping-Writes" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Non-Coherent/Non-Snooping-Writes</a> </p><h3 id="nativeInterface-ACE-Coherent.1">Coherent </h3><p>This is covered in ACE-LITE testplan Link:<a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Coherent-Writes" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Coherent-Writes</a> </p><h3 id="nativeInterface-ACE-MemoryUpdate">Memory Update</h3><h4 id="nativeInterface-ACE-Coherent.2">Coherent</h4><h5 id="nativeInterface-ACE-NarrowWrite">Narrow Write</h5><h6 id="nativeInterface-ACE-WriteClean">WriteClean</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="5b3d74d0-1396-4319-bd01-b1c0e1af06b0" class="confluenceTable"><colgroup><col style="width: 233.0px;"/><col style="width: 140.0px;"/><col style="width: 378.0px;"/><col style="width: 192.0px;"/><col style="width: 95.0px;"/><col style="width: 71.0px;"/><col style="width: 89.0px;"/><col style="width: 82.0px;"/><col style="width: 452.0px;"/><col style="width: 208.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p> </p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable narrow normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0001 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>arcache must be modifiable<br/>Add ignore for DMI -CONC-11546 axcache[1]=0 i.e Device transactions is illegal for dmi target</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1110 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-WriteBack">WriteBack</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e75daa4d-d356-408c-85a6-d051e3fb7db1" class="confluenceTable"><colgroup><col style="width: 219.0px;"/><col style="width: 133.0px;"/><col style="width: 367.0px;"/><col style="width: 304.0px;"/><col style="width: 154.0px;"/><col style="width: 142.0px;"/><col style="width: 138.0px;"/><col style="width: 100.0px;"/><col style="width: 107.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable narrow normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0001 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1110 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b0111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awsize x awdomain iff (awcache == 'b1111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h5 id="nativeInterface-ACE-WideWrite">Wide Write</h5><h6 id="nativeInterface-ACE-WriteClean.1">WriteClean</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="fafb25d0-a977-4d21-873a-ff882e6b6eec" class="confluenceTable"><colgroup><col style="width: 194.0px;"/><col style="width: 140.0px;"/><col style="width: 299.0px;"/><col style="width: 340.0px;"/><col style="width: 157.0px;"/><col style="width: 103.0px;"/><col style="width: 121.0px;"/><col style="width: 133.0px;"/><col style="width: 291.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable wide normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0000 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0001 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1110 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b010  &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-WriteBack.1">WriteBack</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="861e6ebb-ab86-4ab4-8464-e2d95b383783" class="confluenceTable"><colgroup><col style="width: 380.0px;"/><col style="width: 140.0px;"/><col style="width: 594.0px;"/><col style="width: 185.0px;"/><col style="width: 144.0px;"/><col style="width: 81.0px;"/><col style="width: 118.0px;"/><col style="width: 136.0px;"/><col style="width: 162.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent device, non-bufferable wide normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0000 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent device, bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0001 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>coherent normal, non-cacheable, non-bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Non-cacheable, Bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write through write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write through read &amp; write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1110 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back no allocate / read allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b0111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal,Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>coherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain iff (awcache == 'b1111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {10, 01} &amp;&amp; awsnoop == 0b011 &amp;&amp; awlock == 0)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h5 id="nativeInterface-ACE-Cachelinesize">Cacheline size</h5><h6 id="nativeInterface-ACE-Evict">Evict</h6><p>Evict is a cache-line size transaction. So (awlen+1) * 2^awsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="fa8ed0d5-75c1-42f5-a886-30b029424854" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 651.0px;"/><col style="width: 182.0px;"/><col style="width: 157.0px;"/><col style="width: 107.0px;"/><col style="width: 118.0px;"/><col style="width: 126.0px;"/><col style="width: 131.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_Evict _normal : cross cp_awaddr_type_align , cp_awdomain, cp_allowed_cacheline_awlen,burst_type,cp_awcache iff(awlock==0 &amp;&amp; awsnoop=='0b100 <em>&amp;&amp; cp</em>_awdomain inside {01,10})</p><p /><p>For 64B cacheline, 8B bus-width, awsize=3, awlen=7</p><p>For 64B cacheline, 16B bus-width, awsize=4, awlen=3</p><p>For 64B cacheline, 32B bus-width, awsize=5, awlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(awburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.EvictNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-WriteEvict">WriteEvict</h6><p>Evict is a cache-line size transaction. So (awlen+1) * 2^awsize == CACHELINE_SIZE(64B).</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e9ff2a2a-f05d-4bb9-9112-aa089fac1314" class="confluenceTable"><colgroup><col style="width: 328.0px;"/><col style="width: 140.0px;"/><col style="width: 651.0px;"/><col style="width: 182.0px;"/><col style="width: 193.0px;"/><col style="width: 83.0px;"/><col style="width: 149.0px;"/><col style="width: 81.0px;"/><col style="width: 133.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Covered arcache : <br/>1.Non-bufferable<br/>2.Device, bufferable<br/>3.Non-cacheable, non-bufferable<br/>4.Non-cacheable, Bufferable<br/>5.Write through write allocate<br/>6.Write through read &amp; write allocate<br/>7.Write back no allocate / read allocate<br/>8.Write back write allocate<br/>9.Write back read and write allocate</p><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-7 Permitted read address control signal combinations</p><p>D3.1.6 Transaction constraints</p></td><td class="confluenceTd"><p>cx_WriteEvict_normal : cross cp_awaddr_type_align , cp_awdomain, cp_allowed_cacheline_awlen,burst_type,cp_awcache iff(awlock==0 &amp;&amp; awsnoop=='0b101 &amp;&amp; cp_awdomain inside {00,01,10} )</p><p /><p>For 64B cacheline, 8B bus-width, awsize=3, awlen=7</p><p>For 64B cacheline, 16B bus-width, awsize=4, awlen=3</p><p>For 64B cacheline, 32B bus-width, awsize=5, awlen=1</p><p>ignore_bins incr_only_cachealigned_addr = binsof(awburst.incr) &amp;&amp; !binsof(addr_type.cachealigned) //dont add this now. after review</p></td><td class="confluenceTd"><p>#Cover.IOAIU.WriteEvictNormal</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="nativeInterface-ACE-NonCoherent">NonCoherent</h4><h5 id="nativeInterface-ACE-NarrowWrite.1">Narrow Write</h5><h6 id="nativeInterface-ACE-WriteClean.2">WriteClean</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d4d3a276-0013-4197-8eee-c0da5a4d77d1" class="confluenceTable"><colgroup><col style="width: 324.0px;"/><col style="width: 140.0px;"/><col style="width: 698.0px;"/><col style="width: 250.0px;"/><col style="width: 132.0px;"/><col style="width: 78.0px;"/><col style="width: 118.0px;"/><col style="width: 112.0px;"/><col style="width: 88.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow normal Write transaction</p><p>make sure both DII and DMI targets are covered</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0001 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Non-cacheable, Bufferable narrow, normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through write allocate narrow ,normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate, narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1110 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate, narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-WriteBack.2">WriteBack</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="cfca1adb-66dc-4410-bf65-5ff3c15f29e4" class="confluenceTable"><colgroup><col style="width: 323.0px;"/><col style="width: 140.0px;"/><col style="width: 647.0px;"/><col style="width: 196.0px;"/><col style="width: 145.0px;"/><col style="width: 97.0px;"/><col style="width: 116.0px;"/><col style="width: 134.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable narrow normal Write transaction</p><p>make sure both DII and DMI targets are covered</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0000 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0001 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Non-cacheable, Bufferable narrow, normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through write allocate narrow ,normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1010 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write through read &amp; write allocate, narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1110 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p> Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, Write back no allocate / read allocate, narrow normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b0111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1011 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awburst x awdomain x tgt_type iff (awcache == 'b1111 &amp;&amp; awsize &lt; log2(bus-width &amp;&amp; awlen==0 &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.nw_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h5 id="nativeInterface-ACE-WideWrite.1">Wide Write</h5><h6 id="nativeInterface-ACE-WriteClean.3">WriteClean</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="2f39f982-3736-47c7-81bd-c1a17e5a6f48" class="confluenceTable"><colgroup><col style="width: 308.0px;"/><col style="width: 140.0px;"/><col style="width: 667.0px;"/><col style="width: 227.0px;"/><col style="width: 157.0px;"/><col style="width: 86.0px;"/><col style="width: 116.0px;"/><col style="width: 128.0px;"/><col style="width: 111.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0000 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0001 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1110 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back no allocate / read allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b010)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h6 id="nativeInterface-ACE-WriteBack.3">WriteBack</h6><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="15cfd0b5-be89-4e01-9dcd-035139510ad5" class="confluenceTable"><colgroup><col style="width: 309.0px;"/><col style="width: 140.0px;"/><col style="width: 583.0px;"/><col style="width: 309.0px;"/><col style="width: 155.0px;"/><col style="width: 88.0px;"/><col style="width: 119.0px;"/><col style="width: 139.0px;"/><col style="width: 98.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>TB Location</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-neutral, #F4F5F7)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>non-coherent device, non-bufferable wide normal Write transaction</p></td><td rowspan="9" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D3-12 WriteBack and WriteClean transaction constraints</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0000 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devnonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent device, bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0001 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_devbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent normal, non-cacheable, non-bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_ncnornonbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Non-cacheable, Bufferable wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_norncbuf</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1010 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write through read &amp; write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1110 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal,Write back no allocate / read allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b0111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1011 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Noncoherent normal, Write back read and write allocate wide normal Write transaction</p></td><td class="confluenceTd"><p>cross addr_type x awlen x awburst x awdomain x tgt_type iff (awcache == 'b1111 &amp;&amp; awsize == log2(bus-width &amp;&amp; awdomain inside {00, 11} &amp;&amp; awlock == 0 &amp;&amp; awsnoop == 0b011)</p></td><td class="confluenceTd"><p>#Cover.IOAIU.NonCohNormalTxns.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="nativeInterface-ACE-ReadResponseChannel">Read Response Channel</h2><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Resp-Channel" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Read-Resp-Channel</a> </p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="52eaab66-f78b-473d-8f0b-779669fcf7a3" class="confluenceTable"><colgroup><col style="width: 405.0px;"/><col style="width: 279.0px;"/><col style="width: 200.0px;"/><col style="width: 185.0px;"/><col style="width: 406.0px;"/><col style="width: 310.0px;"/><col style="width: 155.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>CS-&gt;NS</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>RResp[3] = IsShared</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>RResp[2] = PassDirty</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p> <strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>ReadNoSnoop</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDNOSNP)</p></td><td class="confluenceTd"><p>IX    → IX/UC/ SC</p><p>UC  → IX/UC/SC</p><p>SC  → IX/UC/SC</p><p>SD  → UD/SD</p><p>UD → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-1 Expected ReadNoSnoop cache line state changes</p><p>Table D4-2 Other permitted ReadNoSnoop cache line state changes</p></td><td class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadNoSnoop.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p> ReadOnce</p><p> cross CS x NS x IsShared x PassDirty iff (Cmdtype ==   RDONCE)</p></td><td class="confluenceTd"><p>IX   → IX</p><p>UC → UC/SC</p><p>SC  → UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-3 Expected ReadOnce cache line state changes</p><p>Table D4-4 Other permitted ReadOnce cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p>  #Cover.IOAIU.ACE.ReadOnce.RResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX    → IX</p><p>SC   → SC</p><p>SD  → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p> ReadClean</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDCLN)</p></td><td class="confluenceTd"><p>IX   → UC/SC</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D4-5 Expected ReadClean cache line state changes</p><p>Table D4-6 Other permitted ReadClean cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadClean.RResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → SC</p><p>SC  → SC</p><p>SD  → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p> ReadNotSharedDirty</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDNOTSHRDDIR)</p></td><td class="confluenceTd"><p>IX   → UC/SC</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0 </p><p /></td><td rowspan="3" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D4-7 Expected ReadNotSharedDirty cache line state changes</p><p>Table D4-8 Other permitted ReadNotSharedDirty cache line state changes</p><p /></td><td rowspan="3" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadNotSharedDirty.RResp</p></td><td rowspan="3" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="3" class="confluenceTd"><p>High</p></td><td rowspan="3" class="confluenceTd"><p>Done</p></td><td rowspan="3" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   →  UD/SD</p><p>SC  →  UD/SD</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   →  SC</p><p>SC  →  SC</p><p>SD  → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p> ReadShared</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDSHRD)</p></td><td class="confluenceTd"><p>IX   → UC/SC</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0 </p><p> </p></td><td rowspan="4" class="confluenceTd"><p> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D4-9 Expected ReadShared cache line state changes</p><p>Table D4-10 Other permitted ReadShared cache line state changes</p><p /></td><td rowspan="4" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadShared.RResp</p></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → UD/SD</p><p>SC  →  UD/SD</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → SC</p><p>SC  →  SC</p><p>SD  → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → SD</p><p>SC  → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>ReadUnique</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDUNQ)</p></td><td class="confluenceTd"><p>IX   → UC/SC</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="2" class="confluenceTd"><p> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-11 Expected ReadUnique cache line state changes</p><p>Table D4-12 Other permitted ReadUnique cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p>#Cover.IOAIU.ACE.ReadUnique.RResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → UD/SD</p><p>SC  →  UD/SD</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CleanUnique</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == CLNUNQ)</p></td><td class="confluenceTd"><p>IX   → IX</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-13 Expected CleanUnique cache line state changes</p><p>Table D4-14 Other permitted CleanUnique cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.CleanUnique.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>CleanShared</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == CLNSHRD)</p></td><td class="confluenceTd"><p>IX   → IX</p><p>UC →  UC/SC</p><p>SC  →  UC/SC</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-15 Expected CleanShared cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p>#Cover.IOAIU.ACE.CleanShared.RResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IX   → IX</p><p>SC  →  SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CleanInvalid</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == CLNINVL)</p></td><td class="confluenceTd"><p>IX   → IX</p><p /></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-16 Expected CleanInvalid cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.CleanInvalid.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>MakeUnique</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == MKUNQ)</p></td><td class="confluenceTd"><p>IX   → UD/SD</p><p>UC →  UD/SD</p><p>SC  →  UD/SD</p><p>SD  → UD/SD</p><p>UD  → UD/SD</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-17 Expected MakeUnique cache line state changes</p><p>Table D4-18 Other permitted MakeUnique cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.MakeUnique.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>MakeInvalid</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == MKINVL)</p></td><td class="confluenceTd"><p>IX   → IX</p><p /></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-19 Expected MakeInvalid cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.MakeInvalid.RResp</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface-ACE-WriteResponseChannel">Write Response Channel</h2><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Resp-Channel" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/67928141/ACE-Lite#Write-Resp-Channel</a> </p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d5daaaf0-cf41-46fb-bb0b-8a3f7d7124ef" class="confluenceTable"><colgroup><col style="width: 188.0px;"/><col style="width: 139.0px;"/><col style="width: 283.0px;"/><col style="width: 239.0px;"/><col style="width: 93.0px;"/><col style="width: 101.0px;"/><col style="width: 113.0px;"/><col style="width: 126.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>CS-&gt;NS</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p> <strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>WriteNoSnoop</p><p /></td><td class="confluenceTd"><p>IX    → IX/UC/ SC</p><p>UC  → IX/UC/SC</p><p>UD → IX/UC/SC</p><p>SC → IX/UC/ SC</p><p>SD → IX/UC/ SC</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-20 Expected WriteNoSnoop cache line state changes</p><p>Table D4-21 Other permitted WriteNoSnoop cache line state changes</p></td><td class="confluenceTd"><p> #Cover.IOAIU.ACE.WriteNoSnoop.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>WriteUnique</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC  → SC</p><p>SC  → SC</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-22 Expected WriteUnique cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.WriteUnique.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>WriteLineUnique</p><p /></td><td class="confluenceTd"><p>IX    → IX</p><p>UC  → SC</p><p>SC  → SC</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-23 Expected WriteLineUnique cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.WriteLineUnique.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>WriteBack</p></td><td class="confluenceTd"><p>SD  → IX</p><p>UD  → IX</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-24 Expected WriteBack cache line state changes in a Shareable memory region</p><p>Table D4-25 Expected WriteBack cache line state changes in a Non-shareable memory region</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.WriteBack.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>WriteClean</p></td><td class="confluenceTd"><p>SD  → SC</p><p>UD  → UC/SC</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-26 Expected WriteClean cache line state changes in a Shareable memory region</p><p>Table D4-27 Expected WriteClean cache line state changes in a Non-shareable memory region</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.WriteClean.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>WriteEvict</p></td><td class="confluenceTd"><p>UC  → IX</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-28 Expected WriteEvict cache line state changes</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.WriteEvict.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Evict</p></td><td class="confluenceTd"><p>UC  → IX</p><p>SC  → IX</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D4-29 Expected Evict cache line state changes in a Shareable memory region</p></td><td class="confluenceTd"><p>#Cover.IOAIU.ACE.Evict.states</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="nativeInterface-ACE-SnoopResponseChannel">Snoop Response Channel</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9d8338c0-69b4-4949-b21d-6b139b6eb101" class="confluenceTable"><colgroup><col style="width: 405.0px;"/><col style="width: 145.0px;"/><col style="width: 123.0px;"/><col style="width: 116.0px;"/><col style="width: 261.0px;"/><col style="width: 433.0px;"/><col style="width: 632.0px;"/><col style="width: 90.0px;"/><col style="width: 125.0px;"/><col style="width: 89.0px;"/><col style="width: 81.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>CS-&gt;NS</strong></p></th><th class="confluenceTh"><p><strong>CResp[3] = IsShared</strong></p></th><th class="confluenceTh"><p><strong>CResp[2] = PassDirty</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong> Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td rowspan="4" class="confluenceTd"><p>ReadOnce</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDONCE)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC → IX/UC/SC</p><p>SC → IX/SC</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D5-7 ReadOnce permitted cache line state changes</p></td><td rowspan="4" class="confluenceTd"><p>#Cover.IOAIU.ACE.ReadOnce.CResp</p><p /></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UC → SC</p><p>UD → SD</p><p>SC → SC</p><p>SD → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → SC</p><p>SD →  SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p> ReadClean</p><p> cross CS x NS x IsShared x PassDirty iff (Cmdtype ==   RDCLN)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC →  IX</p><p>SC →  IX</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="4" class="confluenceTd"><p> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table D5-8 ReadClean, ReadShared, and ReadNotSharedDirty permitted cache line state changes</p></td><td rowspan="4" class="confluenceTd"><p>  #Cover.IOAIU.ACE.ReadClean.CResp</p></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UC → SC</p><p>UD → SD</p><p>SC → SC</p><p>SD → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → SC</p><p>SD →  SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p> ReadShared</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDSHRD)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC →  IX</p><p>SC →  IX</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-8 ReadClean, ReadShared, and ReadNotSharedDirty permitted cache line state changes</p></td><td rowspan="4" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadShared.CResp</p></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UC → SC</p><p>UD → SD</p><p>SC → SC</p><p>SD → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → SC</p><p>SD →  SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p> ReadNotSharedDirty</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDNOTSHRDDIR)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC →  IX</p><p>SC →  IX</p></td><td class="confluenceTd"><p>0</p><p /></td><td class="confluenceTd"><p>0</p><p /></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-8 ReadClean, ReadShared, and ReadNotSharedDirty permitted cache line state changes</p></td><td rowspan="4" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadNotSharedDirty.CResp</p></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UC → SC</p><p>UD → SD</p><p>SC → SC</p><p>SD → SD</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → SC</p><p>SD →  SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>ReadUnique </p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == RDUNQ)</p><p /></td><td class="confluenceTd"><p>IX    → IX</p><p>UC → IX</p><p>SC → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0 </p><p> </p></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-9 ReadUnique permitted cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p> #Cover.IOAIU.ACE.ReadUnique.CResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>CleanInvalid </p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == CLNINVL)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC → IX</p><p>SC → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0 </p><p> </p></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-10 CleanInvalid permitted cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p>#Cover.IOAIU.ACE.CleanInvalid.CResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>MakeInvalid</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == MKINVL)</p></td><td class="confluenceTd"><p>IX  → IX</p><p>UC → IX</p><p>UD → IX</p><p>SC → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td rowspan="2" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-11 MakeInvalid permitted cache line state changes</p></td><td rowspan="2" class="confluenceTd"><p>#Cover.IOAIU.ACE.MakeInvalid.CResp</p></td><td rowspan="2" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="2" class="confluenceTd"><p>High</p></td><td rowspan="2" class="confluenceTd"><p>Done</p></td><td rowspan="2" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p>CleanShared</p><p>cross CS x NS x IsShared x PassDirty iff (Cmdtype == CLNSHRD)</p></td><td class="confluenceTd"><p>IX    → IX</p><p>UC → IX</p><p>SC → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td rowspan="4" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c </p><p>Table D5-12 CleanShared permitted cache line state changes</p></td><td rowspan="4" class="confluenceTd"><p>#Cover.IOAIU.ACE.CleanShared.CResp</p></td><td rowspan="4" class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td rowspan="4" class="confluenceTd"><p>High</p></td><td rowspan="4" class="confluenceTd"><p>Done</p></td><td rowspan="4" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → IX</p><p>SD → IX</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UC → UC</p><p>SC → SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>UD → SC</p><p>SD → SC</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="nativeInterface-ACE-DirectedTestcase">Directed Testcase</h1><p>This section will be populated post coverage analysis as we discover coverage holes that don't seem to be hit by random testcases.</p><h1 id="nativeInterface-ACE-Configs">Configs</h1><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9ae243d0-2bae-43a9-a406-560c610f0a07" class="confluenceTable"><colgroup><col style="width: 795.0px;"/><col style="width: 627.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_ace_small_ott → ACE config</p><p>config1 → AXI4 without proxyCache</p><p>hw_cfg_2_ioc_64b → 1-core AXI4 with proxyCache</p><p>hw_cfg_meye_q7_ioc_4c → 4-core AXI4 with proxyCache</p><p>hw_cfg_nxpauto –&gt; ACE-Lite-E config</p><p>config –&gt; ACE-Lite confi</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p></td></tr></tbody></table></div><p> </p>