<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v</a>
defines: 
time_elapsed: 0.012s
ram usage: 9484 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpli6suet2/run.sh
+ cat /tmpfs/tmp/tmpli6suet2/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple  <a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpli6suet2/scr.ys

-- Executing script file `/tmpfs/tmp/tmpli6suet2/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\demo_001&#39;.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:0</a>: Warning: converting real value 1.234500e+02 to binary 8&#39;01111011.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:9</a>: Warning: converting real value 1.232000e+02 to binary 123.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:10</a>: Warning: converting real value 1.236500e+02 to binary 124.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:11</a>: Warning: converting real value 1.232000e+02 to binary 123.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:12</a>: Warning: converting real value 1.236500e+02 to binary 124.
Generating RTLIL representation for module `\demo_002&#39;.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:19</a>: Warning: converting real value 4.294967e+09 to binary 64&#39;0000000000000000000000000000000011111111111111111111111111111111.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:20</a>: Warning: converting real value -1.000000e+00 to binary 64&#39;1111111111111111111111111111111111111111111111111111111111111111.
Generating RTLIL representation for module `\demo_003&#39;.
Generating RTLIL representation for module `\demo_004&#39;.
<a href="../../../../third_party/tools/yosys/tests/simple/realexpr.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/realexpr.v:31</a>: Warning: Replacing floating point parameter demo_real.$1 = 1.000000 with string.
Successfully finished Verilog frontend.

</pre>
</body>