do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:15 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 350.
# ** Warning: acc2.vhd(120): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): syntax error, missing "RETURN" clause
# ** Error: acc2.vhd(99): Illegal concurrent statement.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement must be inside of a subprogram.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): near "array": (vcom-1576) expecting STRING or IDENTIFIER or <<.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement in procedure must not return a value.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(98): (vcom-1136) Unknown identifier "img_word_t_byte_arr_tis".
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(101): Target of signal assignment is not a signal.
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(123): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1167) Index value 32 (of type work.types.word_t) is out of range 31 downto 0.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:21 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: acc2.vhd(121): Bad right hand side (infix expression) in signal assignment.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(309): VHDL Compiler exiting
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:25 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:38:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(179): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:38:59 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:38:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:40:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:40:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:40:18 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:18 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(126): (vcom-1581) No feasible entries for infix operator '<='.
# ** Error: acc2.vhd(126): Bad right hand side (infix expression) in signal assignment.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 13:40:18 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1167) Index value 32 (of type work.types.word_t) is out of range 31 downto 0.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:40:34 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:40:34 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:41:02 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:41:02 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:22 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:52:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:22 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:23 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:23 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, STD_LOGIC_VECTOR return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 13:52:23 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:59 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 13:55:59 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:06:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:06:39 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:39 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:40 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(122): (vcom-1246) Range 0 downto 347 is null.
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 4.
# ** Warning: acc2.vhd(122): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:06:40 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:06:40 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(122): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:27 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:07:27 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:16 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(126): (vcom-1246) Range 0 downto 347 is null.
# ** Error: acc2.vhd(126): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 1.
# ** Warning: acc2.vhd(126): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(125): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 14:10:16 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 6
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:10:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:44 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(126): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Error: acc2.vhd(175): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(126): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(125): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(175): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(310): VHDL Compiler exiting
# End time: 14:10:45 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:12:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:10 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:12:11 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:11 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:12:11 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:29 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:30 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:13:30 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0












fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
      img_calc_buf(0) <=  pixel_in(31 downto 24)  &
# invalid command name "img_calc_buf(0)"
                          pixel_in(23 downto 16)  &
# invalid command name "pixel_in(23"
                          pixel_in(15 downto 8)   &
# invalid command name "pixel_in(15"
                          pixel_in(7 downto 0)    &
# invalid command name "pixel_in(7"
                          img_calc_buf(0)(0 to IMG_WIDTH - 4);
# invalid command name "img_calc_buf(0)(0"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:47 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:13:47 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:47 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:13:48 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:13:48 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:14:14 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(122): (vcom-1601) Operator "&" is ambiguous.
#    Feasible operators are:
#       (implicit) rtl."&"[img_byte_arr_t, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
#       (implicit) rtl."&"[STD_LOGIC_VECTOR, img_byte_arr_t return img_byte_arr_t] at acc2.vhd(61)
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(313): VHDL Compiler exiting
# End time: 14:14:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:18 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:19 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:15:19 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0


fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
fo
# ambiguous command name "fo": focus font for force foreach foreachGridWindow foreachSignalsWindow foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType format formatTime format_vsim_error
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:25 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:15:25 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:17 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:16:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./recomAndRun.do line 2
# No Design Loaded!
#     while executing
# "restartCmd -f"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -f"
do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim testbench 
# Start time: 14:16:25 on Nov 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4080480 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do wave.do
