Analysis & Synthesis report for DE0_NANO
Mon Feb 20 15:48:13 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO|spi_slave:spi_slave_inst|state
 11. State Machine - |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state
 12. State Machine - |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 20. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 21. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 22. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 23. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 25. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 26. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 27. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 29. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 30. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 31. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 32. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 33. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 34. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 36. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 37. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 38. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 39. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 40. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 41. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 42. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 43. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 44. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 45. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 46. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 47. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 48. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 49. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 50. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 51. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 52. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 53. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 54. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 55. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 56. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 57. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 58. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 59. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 60. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 61. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 62. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 63. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 64. Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 65. Source assignments for mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst
 66. Source assignments for sld_signaltap:auto_signaltap_0
 67. Parameter Settings for User Entity Instance: mmu:mmu_inst
 68. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst
 69. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface
 70. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command
 71. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
 72. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 73. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 74. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 75. Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 76. Parameter Settings for User Entity Instance: mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component
 77. Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst
 78. Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
 79. Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 80. Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 82. Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult0
 83. Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult1
 84. Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult2
 85. altpll Parameter Settings by Entity Instance
 86. lpm_mult Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "spi_slave:spi_slave_inst"
 88. Port Connectivity Checks: "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
 89. Port Connectivity Checks: "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst"
 90. Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
 91. Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
 92. Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
 93. Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface"
 94. Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst"
 95. SignalTap II Logic Analyzer Settings
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 98. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 99. Elapsed Time Per Partition
100. Connections to In-System Debugging Instance "auto_signaltap_0"
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 20 15:48:13 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,531                                       ;
;     Total combinational functions  ; 2,194                                       ;
;     Dedicated logic registers      ; 2,482                                       ;
; Total registers                    ; 2482                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 323,648                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; spi_slave.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/spi_slave.sv                                                       ;             ;
; mtl_touch.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_touch.sv                                                       ;             ;
; mtl_display.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_display.sv                                                     ;             ;
; sdram_control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v                                      ;             ;
; sdram_control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v                                      ;             ;
; sdram_control/sdram_params.h                                       ; yes             ; User File                                    ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_params.h                                       ;             ;
; sdram_control/sdram_control.v                                      ; yes             ; User Verilog HDL File                        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v                                      ;             ;
; sdram_control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v                                      ;             ;
; sdram_control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/control_interface.v                                  ;             ;
; sdram_control/command.v                                            ; yes             ; User Verilog HDL File                        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/command.v                                            ;             ;
; i2c_touch_config.v                                                 ; yes             ; User Verilog HDL File                        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v                                                 ;             ;
; DE0_NANO.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv                                                        ;             ;
; MTL_PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/MTL_PLL.v                                                          ;             ;
; RAM_PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/RAM_PLL.v                                                          ;             ;
; mtl_controller.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_controller.sv                                                  ;             ;
; mmu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv                                                             ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                ;             ;
; db/dcfifo_pej1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf                                                 ;             ;
; db/a_gray2bin_ugb.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_gray2bin_ugb.tdf                                              ;             ;
; db/a_graycounter_s57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_s57.tdf                                           ;             ;
; db/a_graycounter_pjc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_pjc.tdf                                           ;             ;
; db/altsyncram_rj31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_oe9.tdf                                                 ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_gd9.tdf                                                 ;             ;
; db/alt_synch_pipe_0ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf                                          ;             ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_hd9.tdf                                                 ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_1ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf                                          ;             ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_id9.tdf                                                 ;             ;
; db/cmpr_f66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_f66.tdf                                                    ;             ;
; db/cntr_54e.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_54e.tdf                                                    ;             ;
; db/dcfifo_hgj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_dm31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf                                             ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_qe9.tdf                                                 ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_pe9.tdf                                                 ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_re9.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_se9.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_o76.tdf                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/RAM_PLL_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/RAM_PLL_altpll.v                                                ;             ;
; db/MTL_PLL_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/MTL_PLL_altpll.v                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_tb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_tb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;             ;
; db/cntr_qgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                           ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                                                                           ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                                                            ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                                                                           ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                                                                            ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                           ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                         ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                       ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                                            ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                           ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                        ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/addcore.inc                                                                            ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/look_add.inc                                                                           ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                ;             ;
; db/add_sub_ngh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/add_sub_ngh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                                                                           ;             ;
; db/add_sub_ogh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/add_sub_ogh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,531          ;
;                                             ;                ;
; Total combinational functions               ; 2194           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 953            ;
;     -- 3 input functions                    ; 533            ;
;     -- <=2 input functions                  ; 708            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1727           ;
;     -- arithmetic mode                      ; 467            ;
;                                             ;                ;
; Total registers                             ; 2482           ;
;     -- Dedicated logic registers            ; 2482           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 323648         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1439           ;
; Total fan-out                               ; 17583          ;
; Average fan-out                             ; 3.40           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_NANO                                                                                                                               ; 2194 (1)            ; 2482 (0)                  ; 323648      ; 0            ; 0       ; 0         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO                          ; work         ;
;    |mmu:mmu_inst|                                                                                                                       ; 831 (124)           ; 561 (71)                  ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst                                                                                                                                                                                                                                                                                                                               ; mmu                               ; work         ;
;       |RAM_PLL:RAM_PLL_inst|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                                                                                          ; RAM_PLL                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;             |RAM_PLL_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                    ; RAM_PLL_altpll                    ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 38 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                             ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                   |add_sub_ngh:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                                             ; add_sub_ngh                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 21 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                             ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                   |add_sub_ogh:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                             ; add_sub_ogh                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                             ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                             ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                        ; lpm_add_sub                       ; work         ;
;                   |add_sub_ogh:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                             ; add_sub_ogh                       ; work         ;
;       |sdram_control:sdram_control_inst|                                                                                                ; 640 (340)           ; 490 (139)                 ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst                                                                                                                                                                                                                                                                                              ; sdram_control                     ; work         ;
;          |Sdram_RD_FIFO:u_read2_fifo|                                                                                                   ; 94 (0)              ; 129 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                   ; Sdram_RD_FIFO                     ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 94 (0)              ; 129 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                 ; dcfifo_mixed_widths               ; work         ;
;                |dcfifo_hgj1:auto_generated|                                                                                             ; 94 (14)             ; 129 (34)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                                                                                                                                                      ; dcfifo_hgj1                       ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                      ; a_gray2bin_7ib                    ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                      ; a_gray2bin_7ib                    ; work         ;
;                   |a_graycounter_1lc:wrptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                          ; a_graycounter_1lc                 ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                                                         ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                          ; a_graycounter_677                 ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                           ; alt_synch_pipe_9pl                ; work         ;
;                      |dffpipe_qe9:dffpipe12|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                     ; dffpipe_qe9                       ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                           ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_se9:dffpipe17|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                     ; dffpipe_se9                       ; work         ;
;                   |altsyncram_dm31:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram                                                                                                                                                             ; altsyncram_dm31                   ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                             ; cmpr_o76                          ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                              ; cmpr_o76                          ; work         ;
;                   |cntr_54e:cntr_b|                                                                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                      ; cntr_54e                          ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                   ; dffpipe_3dc                       ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                   ; dffpipe_3dc                       ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                   ; dffpipe_pe9                       ; work         ;
;                   |dffpipe_re9:ws_bwp|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                   ; dffpipe_re9                       ; work         ;
;          |Sdram_WR_FIFO:u_write1_fifo|                                                                                                  ; 79 (0)              ; 110 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                  ; Sdram_WR_FIFO                     ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 79 (0)              ; 110 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                ; dcfifo_mixed_widths               ; work         ;
;                |dcfifo_pej1:auto_generated|                                                                                             ; 79 (16)             ; 110 (28)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                     ; dcfifo_pej1                       ; work         ;
;                   |a_gray2bin_ugb:rdptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                     ; a_gray2bin_ugb                    ; work         ;
;                   |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                     ; a_gray2bin_ugb                    ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                         ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                         ; a_graycounter_pjc                 ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                                                                                         ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                         ; a_graycounter_s57                 ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                                                                          ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                          ; alt_synch_pipe_0ol                ; work         ;
;                      |dffpipe_hd9:dffpipe14|                                                                                            ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                    ; dffpipe_hd9                       ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                                                                          ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                          ; alt_synch_pipe_1ol                ; work         ;
;                      |dffpipe_id9:dffpipe19|                                                                                            ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                    ; dffpipe_id9                       ; work         ;
;                   |altsyncram_rj31:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                            ; altsyncram_rj31                   ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                            ; cmpr_f66                          ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                             ; cmpr_f66                          ; work         ;
;                   |cntr_54e:cntr_b|                                                                                                     ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                     ; cntr_54e                          ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                  ; dffpipe_3dc                       ; work         ;
;                   |dffpipe_gd9:rs_bwp|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                  ; dffpipe_gd9                       ; work         ;
;                   |dffpipe_oe9:rs_brp|                                                                                                  ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                  ; dffpipe_oe9                       ; work         ;
;          |Sdram_WR_FIFO:u_write2_fifo|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                  ; Sdram_WR_FIFO                     ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                ; dcfifo_mixed_widths               ; work         ;
;                |dcfifo_pej1:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                     ; dcfifo_pej1                       ; work         ;
;                   |altsyncram_rj31:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                            ; altsyncram_rj31                   ; work         ;
;          |command:u_command|                                                                                                            ; 63 (63)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command                                                                                                                                                                                                                                                                            ; command                           ; work         ;
;          |control_interface:u_control_interface|                                                                                        ; 64 (64)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                                                                                                                                                        ; control_interface                 ; work         ;
;    |mtl_controller:mtl_ctrl_inst|                                                                                                       ; 501 (0)             ; 510 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst                                                                                                                                                                                                                                                                                                               ; mtl_controller                    ; work         ;
;       |MTL_PLL:MTL_PLL_inst|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                          ; MTL_PLL                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;             |MTL_PLL_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                    ; MTL_PLL_altpll                    ; work         ;
;       |mtl_display:mtl_display_inst|                                                                                                    ; 84 (84)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst                                                                                                                                                                                                                                                                                  ; mtl_display                       ; work         ;
;       |mtl_touch:mtl_touch_inst|                                                                                                        ; 417 (0)             ; 435 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst                                                                                                                                                                                                                                                                                      ; mtl_touch                         ; work         ;
;          |i2c_touch_config:i2c_touch_config_inst|                                                                                       ; 256 (111)           ; 369 (297)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                                               ; i2c_touch_config                  ; work         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 145 (46)            ; 72 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                          ; i2c_master_byte_ctrl              ; work         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 99 (99)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                       ; i2c_master_bit_ctrl               ; work         ;
;          |touch_buffer:touch_buffer_east|                                                                                               ; 87 (87)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east                                                                                                                                                                                                                                                       ; touch_buffer                      ; work         ;
;          |touch_buffer:touch_buffer_west|                                                                                               ; 74 (74)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west                                                                                                                                                                                                                                                       ; touch_buffer                      ; work         ;
;    |reset_delay:reset_delay_inst|                                                                                                       ; 32 (32)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                               ; reset_delay                       ; work         ;
;    |reset_finish:reset_finish_inst|                                                                                                     ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_finish:reset_finish_inst                                                                                                                                                                                                                                                                                                             ; reset_finish                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 595 (2)             ; 1198 (138)                ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 593 (0)             ; 1060 (0)                  ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 593 (88)            ; 1060 (360)                ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_tb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tb24:auto_generated                                                                                                                                                 ; altsyncram_tb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 163 (1)             ; 361 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 138 (0)             ; 345 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 207 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 138 (0)             ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 24 (24)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 161 (11)            ; 144 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_qgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                             ; cntr_qgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                            ; cntr_hgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 69 (69)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi_slave:spi_slave_inst|                                                                                                           ; 93 (93)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|spi_slave:spi_slave_inst                                                                                                                                                                                                                                                                                                                   ; spi_slave                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 1024         ; 32           ; 32768  ; None ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 69           ; 4096         ; 69           ; 282624 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                   ; RAM_PLL.v                     ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                            ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                            ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                           ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                           ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                   ; MTL_PLL.v                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |DE0_NANO|spi_slave:spi_slave_inst|state ;
+----------+----------+----------+----------+--------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0     ;
+----------+----------+----------+----------+--------------+
; state.S0 ; 0        ; 0        ; 0        ; 0            ;
; state.S1 ; 0        ; 0        ; 1        ; 1            ;
; state.S2 ; 0        ; 1        ; 0        ; 1            ;
; state.S3 ; 1        ; 0        ; 0        ; 1            ;
+----------+----------+----------+----------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state                                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                       ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                      ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                      ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                      ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                      ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                      ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                      ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                       ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; yes                                                              ; yes                                        ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; yes                                                              ; yes                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 98                                                                                                                                                                          ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0..23]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port preset                                                                                                                                                               ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port preset                                                                                                                                                               ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port preset                                                                                                                                                               ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port preset                                                                                                                                                               ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clear                                                                                                                                                                ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                            ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                            ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                            ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                            ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[10]                                                                                                                                                                                    ; Merged with mmu:mmu_inst|base_read_addr2[10]                                                                                                                                                        ;
; mmu:mmu_inst|max_read_addr2[9]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[9]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[8]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[8]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[7]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[7]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[6]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[6]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[5]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[5]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[4]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[3]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[3]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[2]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[2]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[1]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                         ;
; mmu:mmu_inst|max_read_addr2[0]                                                                                                                                                                                     ; Merged with mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                     ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                             ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[0..22]                                                                                                                                                     ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                             ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[0,2..6]                                                                                                                                                      ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                    ;
; reset_finish:reset_finish_inst|oData_WE                                                                                                                                                                            ; Merged with reset_finish:reset_finish_inst|oData_Write[0]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[2]                                                                                                                                                                       ; Merged with reset_finish:reset_finish_inst|oData_Write[0]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[0,1,6,8,9,12,13,16,18,20,26,29..31]                                                                                                                                      ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[10]                                                                                                                                                                     ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[17]                                                                                                                                                                      ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[3,11,15,17,19,26,30]                                                                                                                                                    ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[14]                                                                                                                                                                      ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[25,27,31]                                                                                                                                                               ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[3,11]                                                                                                                                                                    ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[29]                                                                                                                                                                     ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[19,21,27]                                                                                                                                                                ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[2,4,5]                                                                                                                                                                  ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[7]                                                                                                                                                                       ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[6,7]                                                                                                                                                                    ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[15,22..25,28]                                                                                                                                                            ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[12,13]                                                                                                                                                                  ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[5]                                                                                                                                                                       ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[9,14,16,24]                                                                                                                                                             ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[4]                                                                                                                                                                       ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[18,20,21,28]                                                                                                                                                            ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[22]                                                                                                                                                                     ; Merged with reset_finish:reset_finish_inst|oData_Write[8]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Addr[10]                                                                                                                                                                      ; Merged with reset_finish:reset_finish_inst|oData_Write[8]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[23]                                                                                                                                                                     ; Merged with reset_finish:reset_finish_inst|oData_Write[8]                                                                                                                                           ;
; reset_finish:reset_finish_inst|oData_Write[8]                                                                                                                                                                      ; Merged with reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                           ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                              ; Merged with mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|base_read_addr2[2,3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[2,3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[2,3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|base_read_addr2[5..10]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[5..8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[5..10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[9,10]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8..10]                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|max_read_addr2[11]                                                                                                                                                                                    ; Merged with mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                        ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[0..5]                                                                                                                                                      ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[6]                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; Merged with mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                            ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..7]                             ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; Lost fanout                                                                                                                                                                                         ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[6]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|state~2                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; spi_slave:spi_slave_inst|state~3                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; spi_slave:spi_slave_inst|state.S3                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; spi_slave:spi_slave_inst|misoRAM~0                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~2                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~3                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~4                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~5                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~6                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~7                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~8                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~9                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~10                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~11                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~12                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~13                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~14                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spi_slave:spi_slave_inst|misoRAM~15                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                ; Lost fanout                                                                                                                                                                                         ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; spi_slave:spi_slave_inst|misoRAM~1                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                ;
; Total Number of Removed Registers = 529                                                                                                                                                                            ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                                             ;                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; Stuck at VCC                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                   ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                          ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2,                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                           ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                  ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                ;
;                                                                                                                                                                                                                    ; due to stuck port clock        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                       ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                          ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],                  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                               ;
;                                                                                                                                                                                                                    ; due to stuck port clock        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                         ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                    ;
;                                                                                                                                                                                                                    ; due to stuck port clock_enable ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                    ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                        ;
; mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                 ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6],  ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8]                                ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9]                                ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]   ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10], ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                           ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                            ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],  ;
;                                                                                                                                                                                                                    ;                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                            ;
; mmu:mmu_inst|base_read_addr2[6]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[6]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[7]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[7]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[9]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[9]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[5]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[5]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                         ;
;                                                                                                                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                                                                                     ;
; spi_slave:spi_slave_inst|state~2                                                                                                                                                                                   ; Lost Fanouts                   ; spi_slave:spi_slave_inst|state.S3                                                                                                                                                                                   ;
; mmu:mmu_inst|base_read_addr2[8]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[8]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]  ;
; mmu:mmu_inst|base_read_addr2[10]                                                                                                                                                                                   ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[10]                                                                                                                                                     ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[4]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[2]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[2]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[3]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[3]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                                                    ; Stuck at GND                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[1]                                                                                                                                                      ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]  ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; Lost Fanouts                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                       ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                       ;
;                                                                                                                                                                                                                    ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2482  ;
; Number of registers using Synchronous Clear  ; 126   ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 1134  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1264  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                                                                                                                                   ; 1       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                    ; 4       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                     ; 3       ;
; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                                                                                                                                           ; 26      ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                                       ; 4       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                    ; 3       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                       ; 5       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                       ; 1       ;
; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                                                                                                                                           ; 2       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                    ; 7       ;
; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                                       ; 1       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                       ; 4       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                   ; 6       ;
; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                                                                                                                                 ; 3       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                                      ; 4       ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                                                                ; 1       ;
; mmu:mmu_inst|current_img2[0]                                                                                                                                                                                                                                                                                                    ; 19      ;
; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|spi_slave:spi_slave_inst|SPI_cnt[1]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|spi_slave:spi_slave_inst|pix_data[19]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|reset_finish:reset_finish_inst|count[8]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                                                         ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |DE0_NANO|spi_slave:spi_slave_inst|SPI_reg[23]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|count[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|count[30]                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                                                                                                                                                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|spi_slave:spi_slave_inst|img_tot[7]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|mmu:mmu_inst|current_img2[0]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|spi_slave:spi_slave_inst|state                                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|spi_slave:spi_slave_inst|state                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|Selector24                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                    ;
+------------------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001                                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0]                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst  ;
+----------------+-------------------------+-----------------+
; Parameter Name ; Value                   ; Type            ;
+----------------+-------------------------+-----------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary ;
+----------------+-------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                    ;
; REF_PER        ; 1024  ; Signed Integer                                                    ;
; SC_CL          ; 3     ; Signed Integer                                                    ;
; SC_RCD         ; 3     ; Signed Integer                                                    ;
; SC_RRD         ; 7     ; Signed Integer                                                    ;
; SC_PM          ; 1     ; Signed Integer                                                    ;
; SC_BL          ; 1     ; Signed Integer                                                    ;
; SDR_BL         ; 111   ; Unsigned Binary                                                   ;
; SDR_BT         ; 0     ; Unsigned Binary                                                   ;
; SDR_CL         ; 011   ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                          ;
; REF_PER        ; 1024  ; Signed Integer                                                                                          ;
; SC_CL          ; 3     ; Signed Integer                                                                                          ;
; SC_RCD         ; 3     ; Signed Integer                                                                                          ;
; SC_RRD         ; 7     ; Signed Integer                                                                                          ;
; SC_PM          ; 1     ; Signed Integer                                                                                          ;
; SC_BL          ; 1     ; Signed Integer                                                                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                         ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                        ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                        ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                 ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                        ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                 ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                        ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                        ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                 ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                        ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                 ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                          ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                       ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                       ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                       ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                       ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                       ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                                ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                                ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                       ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                       ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                                       ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                          ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                       ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                       ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                       ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                       ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                       ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                                ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                                ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                                ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                       ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                       ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                                       ;
+-------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------------------+
; Parameter Name                ; Value                     ; Type                                       ;
+-------------------------------+---------------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                                    ;
; LOCK_LOW                      ; 1                         ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                    ;
; BANDWIDTH                     ; 0                         ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                    ;
; VCO_MIN                       ; 0                         ; Untyped                                    ;
; VCO_MAX                       ; 0                         ; Untyped                                    ;
; VCO_CENTER                    ; 0                         ; Untyped                                    ;
; PFD_MIN                       ; 0                         ; Untyped                                    ;
; PFD_MAX                       ; 0                         ; Untyped                                    ;
; M_INITIAL                     ; 0                         ; Untyped                                    ;
; M                             ; 0                         ; Untyped                                    ;
; N                             ; 1                         ; Untyped                                    ;
; M2                            ; 1                         ; Untyped                                    ;
; N2                            ; 1                         ; Untyped                                    ;
; SS                            ; 1                         ; Untyped                                    ;
; C0_HIGH                       ; 0                         ; Untyped                                    ;
; C1_HIGH                       ; 0                         ; Untyped                                    ;
; C2_HIGH                       ; 0                         ; Untyped                                    ;
; C3_HIGH                       ; 0                         ; Untyped                                    ;
; C4_HIGH                       ; 0                         ; Untyped                                    ;
; C5_HIGH                       ; 0                         ; Untyped                                    ;
; C6_HIGH                       ; 0                         ; Untyped                                    ;
; C7_HIGH                       ; 0                         ; Untyped                                    ;
; C8_HIGH                       ; 0                         ; Untyped                                    ;
; C9_HIGH                       ; 0                         ; Untyped                                    ;
; C0_LOW                        ; 0                         ; Untyped                                    ;
; C1_LOW                        ; 0                         ; Untyped                                    ;
; C2_LOW                        ; 0                         ; Untyped                                    ;
; C3_LOW                        ; 0                         ; Untyped                                    ;
; C4_LOW                        ; 0                         ; Untyped                                    ;
; C5_LOW                        ; 0                         ; Untyped                                    ;
; C6_LOW                        ; 0                         ; Untyped                                    ;
; C7_LOW                        ; 0                         ; Untyped                                    ;
; C8_LOW                        ; 0                         ; Untyped                                    ;
; C9_LOW                        ; 0                         ; Untyped                                    ;
; C0_INITIAL                    ; 0                         ; Untyped                                    ;
; C1_INITIAL                    ; 0                         ; Untyped                                    ;
; C2_INITIAL                    ; 0                         ; Untyped                                    ;
; C3_INITIAL                    ; 0                         ; Untyped                                    ;
; C4_INITIAL                    ; 0                         ; Untyped                                    ;
; C5_INITIAL                    ; 0                         ; Untyped                                    ;
; C6_INITIAL                    ; 0                         ; Untyped                                    ;
; C7_INITIAL                    ; 0                         ; Untyped                                    ;
; C8_INITIAL                    ; 0                         ; Untyped                                    ;
; C9_INITIAL                    ; 0                         ; Untyped                                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                                    ;
; C0_PH                         ; 0                         ; Untyped                                    ;
; C1_PH                         ; 0                         ; Untyped                                    ;
; C2_PH                         ; 0                         ; Untyped                                    ;
; C3_PH                         ; 0                         ; Untyped                                    ;
; C4_PH                         ; 0                         ; Untyped                                    ;
; C5_PH                         ; 0                         ; Untyped                                    ;
; C6_PH                         ; 0                         ; Untyped                                    ;
; C7_PH                         ; 0                         ; Untyped                                    ;
; C8_PH                         ; 0                         ; Untyped                                    ;
; C9_PH                         ; 0                         ; Untyped                                    ;
; L0_HIGH                       ; 1                         ; Untyped                                    ;
; L1_HIGH                       ; 1                         ; Untyped                                    ;
; G0_HIGH                       ; 1                         ; Untyped                                    ;
; G1_HIGH                       ; 1                         ; Untyped                                    ;
; G2_HIGH                       ; 1                         ; Untyped                                    ;
; G3_HIGH                       ; 1                         ; Untyped                                    ;
; E0_HIGH                       ; 1                         ; Untyped                                    ;
; E1_HIGH                       ; 1                         ; Untyped                                    ;
; E2_HIGH                       ; 1                         ; Untyped                                    ;
; E3_HIGH                       ; 1                         ; Untyped                                    ;
; L0_LOW                        ; 1                         ; Untyped                                    ;
; L1_LOW                        ; 1                         ; Untyped                                    ;
; G0_LOW                        ; 1                         ; Untyped                                    ;
; G1_LOW                        ; 1                         ; Untyped                                    ;
; G2_LOW                        ; 1                         ; Untyped                                    ;
; G3_LOW                        ; 1                         ; Untyped                                    ;
; E0_LOW                        ; 1                         ; Untyped                                    ;
; E1_LOW                        ; 1                         ; Untyped                                    ;
; E2_LOW                        ; 1                         ; Untyped                                    ;
; E3_LOW                        ; 1                         ; Untyped                                    ;
; L0_INITIAL                    ; 1                         ; Untyped                                    ;
; L1_INITIAL                    ; 1                         ; Untyped                                    ;
; G0_INITIAL                    ; 1                         ; Untyped                                    ;
; G1_INITIAL                    ; 1                         ; Untyped                                    ;
; G2_INITIAL                    ; 1                         ; Untyped                                    ;
; G3_INITIAL                    ; 1                         ; Untyped                                    ;
; E0_INITIAL                    ; 1                         ; Untyped                                    ;
; E1_INITIAL                    ; 1                         ; Untyped                                    ;
; E2_INITIAL                    ; 1                         ; Untyped                                    ;
; E3_INITIAL                    ; 1                         ; Untyped                                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                                    ;
; L0_PH                         ; 0                         ; Untyped                                    ;
; L1_PH                         ; 0                         ; Untyped                                    ;
; G0_PH                         ; 0                         ; Untyped                                    ;
; G1_PH                         ; 0                         ; Untyped                                    ;
; G2_PH                         ; 0                         ; Untyped                                    ;
; G3_PH                         ; 0                         ; Untyped                                    ;
; E0_PH                         ; 0                         ; Untyped                                    ;
; E1_PH                         ; 0                         ; Untyped                                    ;
; E2_PH                         ; 0                         ; Untyped                                    ;
; E3_PH                         ; 0                         ; Untyped                                    ;
; M_PH                          ; 0                         ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                             ;
+-------------------------------+---------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst ;
+------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                                        ;
; V_LINE                 ; 525   ; Signed Integer                                                        ;
; Horizontal_Blank       ; 46    ; Signed Integer                                                        ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                                        ;
; Vertical_Blank         ; 23    ; Signed Integer                                                        ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                                        ;
+------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                       ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                       ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                       ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                       ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                       ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                         ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                              ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                              ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                              ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                              ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                              ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                              ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                              ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                              ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                              ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                              ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                              ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                              ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                              ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                              ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                              ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                              ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                              ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                              ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                       ;
+-------------------------------+---------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                    ;
; LOCK_LOW                      ; 1                         ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                    ;
; BANDWIDTH                     ; 0                         ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                                             ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                                             ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                    ;
; VCO_MIN                       ; 0                         ; Untyped                                                    ;
; VCO_MAX                       ; 0                         ; Untyped                                                    ;
; VCO_CENTER                    ; 0                         ; Untyped                                                    ;
; PFD_MIN                       ; 0                         ; Untyped                                                    ;
; PFD_MAX                       ; 0                         ; Untyped                                                    ;
; M_INITIAL                     ; 0                         ; Untyped                                                    ;
; M                             ; 0                         ; Untyped                                                    ;
; N                             ; 1                         ; Untyped                                                    ;
; M2                            ; 1                         ; Untyped                                                    ;
; N2                            ; 1                         ; Untyped                                                    ;
; SS                            ; 1                         ; Untyped                                                    ;
; C0_HIGH                       ; 0                         ; Untyped                                                    ;
; C1_HIGH                       ; 0                         ; Untyped                                                    ;
; C2_HIGH                       ; 0                         ; Untyped                                                    ;
; C3_HIGH                       ; 0                         ; Untyped                                                    ;
; C4_HIGH                       ; 0                         ; Untyped                                                    ;
; C5_HIGH                       ; 0                         ; Untyped                                                    ;
; C6_HIGH                       ; 0                         ; Untyped                                                    ;
; C7_HIGH                       ; 0                         ; Untyped                                                    ;
; C8_HIGH                       ; 0                         ; Untyped                                                    ;
; C9_HIGH                       ; 0                         ; Untyped                                                    ;
; C0_LOW                        ; 0                         ; Untyped                                                    ;
; C1_LOW                        ; 0                         ; Untyped                                                    ;
; C2_LOW                        ; 0                         ; Untyped                                                    ;
; C3_LOW                        ; 0                         ; Untyped                                                    ;
; C4_LOW                        ; 0                         ; Untyped                                                    ;
; C5_LOW                        ; 0                         ; Untyped                                                    ;
; C6_LOW                        ; 0                         ; Untyped                                                    ;
; C7_LOW                        ; 0                         ; Untyped                                                    ;
; C8_LOW                        ; 0                         ; Untyped                                                    ;
; C9_LOW                        ; 0                         ; Untyped                                                    ;
; C0_INITIAL                    ; 0                         ; Untyped                                                    ;
; C1_INITIAL                    ; 0                         ; Untyped                                                    ;
; C2_INITIAL                    ; 0                         ; Untyped                                                    ;
; C3_INITIAL                    ; 0                         ; Untyped                                                    ;
; C4_INITIAL                    ; 0                         ; Untyped                                                    ;
; C5_INITIAL                    ; 0                         ; Untyped                                                    ;
; C6_INITIAL                    ; 0                         ; Untyped                                                    ;
; C7_INITIAL                    ; 0                         ; Untyped                                                    ;
; C8_INITIAL                    ; 0                         ; Untyped                                                    ;
; C9_INITIAL                    ; 0                         ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                    ;
; C0_PH                         ; 0                         ; Untyped                                                    ;
; C1_PH                         ; 0                         ; Untyped                                                    ;
; C2_PH                         ; 0                         ; Untyped                                                    ;
; C3_PH                         ; 0                         ; Untyped                                                    ;
; C4_PH                         ; 0                         ; Untyped                                                    ;
; C5_PH                         ; 0                         ; Untyped                                                    ;
; C6_PH                         ; 0                         ; Untyped                                                    ;
; C7_PH                         ; 0                         ; Untyped                                                    ;
; C8_PH                         ; 0                         ; Untyped                                                    ;
; C9_PH                         ; 0                         ; Untyped                                                    ;
; L0_HIGH                       ; 1                         ; Untyped                                                    ;
; L1_HIGH                       ; 1                         ; Untyped                                                    ;
; G0_HIGH                       ; 1                         ; Untyped                                                    ;
; G1_HIGH                       ; 1                         ; Untyped                                                    ;
; G2_HIGH                       ; 1                         ; Untyped                                                    ;
; G3_HIGH                       ; 1                         ; Untyped                                                    ;
; E0_HIGH                       ; 1                         ; Untyped                                                    ;
; E1_HIGH                       ; 1                         ; Untyped                                                    ;
; E2_HIGH                       ; 1                         ; Untyped                                                    ;
; E3_HIGH                       ; 1                         ; Untyped                                                    ;
; L0_LOW                        ; 1                         ; Untyped                                                    ;
; L1_LOW                        ; 1                         ; Untyped                                                    ;
; G0_LOW                        ; 1                         ; Untyped                                                    ;
; G1_LOW                        ; 1                         ; Untyped                                                    ;
; G2_LOW                        ; 1                         ; Untyped                                                    ;
; G3_LOW                        ; 1                         ; Untyped                                                    ;
; E0_LOW                        ; 1                         ; Untyped                                                    ;
; E1_LOW                        ; 1                         ; Untyped                                                    ;
; E2_LOW                        ; 1                         ; Untyped                                                    ;
; E3_LOW                        ; 1                         ; Untyped                                                    ;
; L0_INITIAL                    ; 1                         ; Untyped                                                    ;
; L1_INITIAL                    ; 1                         ; Untyped                                                    ;
; G0_INITIAL                    ; 1                         ; Untyped                                                    ;
; G1_INITIAL                    ; 1                         ; Untyped                                                    ;
; G2_INITIAL                    ; 1                         ; Untyped                                                    ;
; G3_INITIAL                    ; 1                         ; Untyped                                                    ;
; E0_INITIAL                    ; 1                         ; Untyped                                                    ;
; E1_INITIAL                    ; 1                         ; Untyped                                                    ;
; E2_INITIAL                    ; 1                         ; Untyped                                                    ;
; E3_INITIAL                    ; 1                         ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                    ;
; L0_PH                         ; 0                         ; Untyped                                                    ;
; L1_PH                         ; 0                         ; Untyped                                                    ;
; G0_PH                         ; 0                         ; Untyped                                                    ;
; G1_PH                         ; 0                         ; Untyped                                                    ;
; G2_PH                         ; 0                         ; Untyped                                                    ;
; G3_PH                         ; 0                         ; Untyped                                                    ;
; E0_PH                         ; 0                         ; Untyped                                                    ;
; E1_PH                         ; 0                         ; Untyped                                                    ;
; E2_PH                         ; 0                         ; Untyped                                                    ;
; E3_PH                         ; 0                         ; Untyped                                                    ;
; M_PH                          ; 0                         ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                    ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                             ;
+-------------------------------+---------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 69                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 69                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 233                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 69                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 19           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mmu:mmu_inst|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                              ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; Value                                                                     ;
+-------------------------------+---------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                         ;
; Entity Instance               ; mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
; Entity Instance               ; mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
+-------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 3                           ;
; Entity Instance                       ; mmu:mmu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                           ;
;     -- LPM_WIDTHB                     ; 19                          ;
;     -- LPM_WIDTHP                     ; 27                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; mmu:mmu_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                           ;
;     -- LPM_WIDTHB                     ; 20                          ;
;     -- LPM_WIDTHP                     ; 25                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; mmu:mmu_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                           ;
;     -- LPM_WIDTHB                     ; 20                          ;
;     -- LPM_WIDTHP                     ; 28                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_inst"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oData_Read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_TOUCH_COUNT ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "oREG_TOUCH_COUNT[3..2]" have no fanouts ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface"                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmu:mmu_inst|sdram_control:sdram_control_inst"                                                                                                                                                 ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR     ; Input  ; Warning  ; Input port expression (23 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "WR1_MAX_ADDR[23..23]" will be connected to GND.                           ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 69                  ; 69               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 217                         ;
; cycloneiii_ff         ; 1193                        ;
;     CLR               ; 313                         ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 397                         ;
;     ENA CLR           ; 278                         ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA CLR SLD       ; 4                           ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 15                          ;
;     SLD               ; 7                           ;
;     plain             ; 84                          ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 1472                        ;
;     arith             ; 370                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 304                         ;
;         3 data inputs ; 64                          ;
;     normal            ; 1102                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 620                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.45                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 429                                                    ;
; cycloneiii_ff         ; 1198                                                   ;
;     CLR               ; 123                                                    ;
;     ENA               ; 138                                                    ;
;     ENA CLR           ; 289                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 13                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 587                                                    ;
; cycloneiii_lcell_comb ; 595                                                    ;
;     arith             ; 89                                                     ;
;         2 data inputs ; 88                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 506                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 35                                                     ;
;         3 data inputs ; 182                                                    ;
;         4 data inputs ; 278                                                    ;
; cycloneiii_ram_block  ; 69                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.10                                                   ;
; Average LUT depth     ; 1.71                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:03     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                              ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                               ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+---------+
; CLOCK_50                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                        ; N/A     ;
; mmu:mmu_inst|loading                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmu:mmu_inst|loading                            ; N/A     ;
; mmu:mmu_inst|loading                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmu:mmu_inst|loading                            ; N/A     ;
; reset_finish:reset_finish_inst|iRD_RST         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|Equal0~0           ; N/A     ;
; reset_finish:reset_finish_inst|iRD_RST         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|Equal0~0           ; N/A     ;
; reset_finish:reset_finish_inst|iRST            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|cont[26]~_wirecell ; N/A     ;
; reset_finish:reset_finish_inst|iRST            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|cont[26]~_wirecell ; N/A     ;
; reset_finish:reset_finish_inst|iRSTN           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|WideOr0            ; N/A     ;
; reset_finish:reset_finish_inst|iRSTN           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_delay:reset_delay_inst|WideOr0            ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Addr[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_WE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_WE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_finish:reset_finish_inst|oData_Write[0]   ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; reset_finish:reset_finish_inst|oData_Write[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Feb 20 15:47:35 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.sv
    Info (12023): Found entity 1: spi_slave File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/spi_slave.sv Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file mtl_touch.sv
    Info (12023): Found entity 1: mtl_touch File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 43
    Info (12023): Found entity 2: touch_buffer File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file mtl_display.sv
    Info (12023): Found entity 1: mtl_display File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_display.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 40
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 50
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 47
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 640
Warning (10229): Verilog HDL Expression warning at DE0_NANO.sv(367): truncated literal to match 10 bits File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 367
Info (12021): Found 3 design units, including 3 entities, in source file DE0_NANO.sv
    Info (12023): Found entity 1: DE0_NANO File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 15
    Info (12023): Found entity 2: reset_delay File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 324
    Info (12023): Found entity 3: reset_finish File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 348
Info (12021): Found 1 design units, including 1 entities, in source file MTL_PLL.v
    Info (12023): Found entity 1: MTL_PLL File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM_PLL.v
    Info (12023): Found entity 1: RAM_PLL File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Loading_ROM.v
    Info (12023): Found entity 1: Loading_ROM File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/Loading_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mmu.sv
    Info (12023): Found entity 1: mmu File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 6
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(108) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 108
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(110) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 110
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(111) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 111
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(114) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 114
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(116) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 116
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(120) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 120
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(121) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 121
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(122) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 122
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 201
Info (12128): Elaborating entity "reset_finish" for hierarchy "reset_finish:reset_finish_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 211
Info (12128): Elaborating entity "mmu" for hierarchy "mmu:mmu_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 248
Warning (10034): Output port "oRead_Data1" at mmu.sv(23) has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 23
Info (12128): Elaborating entity "sdram_control" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 217
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 342
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 390
Info (12128): Elaborating entity "control_interface" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 241
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 274
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 284
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_s57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 78
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 304
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 76
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "mmu:mmu_inst|RAM_PLL:RAM_PLL_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 233
Info (12128): Elaborating entity "altpll" for hierarchy "mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
Info (12133): Instantiated megafunction "mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/RAM_PLL_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/RAM_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mtl_controller" for hierarchy "mtl_controller:mtl_ctrl_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 278
Info (12128): Elaborating entity "mtl_display" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 99
Info (12128): Elaborating entity "mtl_touch" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 118
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 97
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "touch_buffer" for hierarchy "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 111
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 132
Info (12128): Elaborating entity "altpll" for hierarchy "mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
Info (12133): Instantiated megafunction "mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/MTL_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_inst" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 304
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tb24.tdf
    Info (12023): Found entity 1: altsyncram_tb24 File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_tb24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_qgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_m9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_hgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.02.20.15:47:54 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 42
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 76
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 110
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 144
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 178
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 212
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 246
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 280
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 314
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 348
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 382
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 416
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 450
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 484
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 518
        Warning (14320): Synthesized away node "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 552
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "spi_slave:spi_slave_inst|misoRAM" is uninferred due to inappropriate RAM size File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/spi_slave.sv Line: 58
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmu:mmu_inst|Mult0" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 89
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmu:mmu_inst|Mult1" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 159
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mmu:mmu_inst|Mult2" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 187
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 89
Info (12133): Instantiated megafunction "mmu:mmu_inst|lpm_mult:Mult0" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 89
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult0" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 159
Info (12133): Instantiated megafunction "mmu:mmu_inst|lpm_mult:Mult1" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 159
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult1" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 187
Info (12133): Instantiated megafunction "mmu:mmu_inst|lpm_mult:Mult2" with the following parameter: File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mmu.sv Line: 187
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "mmu:mmu_inst|lpm_mult:Mult2" File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 41
Info (13000): Registers with preset signals will power-up high File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/mtl_display.sv Line: 87
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~1" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~5" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~9" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~13" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~17" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~21" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~25" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~29" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~33" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~37" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~41" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~45" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~49" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~5" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]~9" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]~13" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~17" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~21" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]~25" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~29" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~33" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~37" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~41" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~45" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~49" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~1" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~5" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~9" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~13" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~17" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~21" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~25" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~29" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~33" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~37" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]" is converted into an equivalent circuit using register "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated" and latch "mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~45" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[2]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[3]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[4]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[5]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[6]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[7]" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 108
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 110
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 111
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 114
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 116
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 120
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 121
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 122
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 134 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|done" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_al" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|sto" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|rd" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|wr" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|sta" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|ack" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 80
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
Info (13000): Registers with preset signals will power-up high File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/damien/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 90
    Warning (15610): No output dependent on input pin "KEY[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 90
    Warning (15610): No output dependent on input pin "SW[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[2]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[3]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 109
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 115
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 123
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 131
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 131
Info (21057): Implemented 3870 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 3598 logic cells
    Info (21064): Implemented 117 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Mon Feb 20 15:48:13 2017
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/Home/ModelSim-Quartus/ELEC2103-Gr4/Partie_Electronique/Image-Transfert/DE0-Nano/DE0_NANO.map.smsg.


