// Seed: 2592135360
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  type_5 id_3 (
      .id_0 (1'b0),
      .id_1 (id_2),
      .id_2 (1 >> 1'b0),
      .id_3 (1),
      .id_4 (1),
      .id_5 (1 - 1),
      .id_6 (id_2),
      .id_7 (~id_0),
      .id_8 (1'b0),
      .id_9 (1),
      .id_10(1'b0),
      .id_11(id_1),
      .id_12(id_2),
      .id_13(1)
  );
  assign id_2 = !id_1;
endmodule
