{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "SEG[0]",
					"strict" : false
				},
				{
					"name" : "SEG[1]",
					"strict" : false
				},
				{
					"name" : "SEG[2]",
					"strict" : false
				},
				{
					"name" : "SEG[3]",
					"strict" : false
				},
				{
					"name" : "SEG[4]",
					"strict" : false
				},
				{
					"name" : "SEG[5]",
					"strict" : false
				},
				{
					"name" : "SEG[6]",
					"strict" : false
				},
				{
					"name" : "FPGA_CLK",
					"strict" : false
				},
				{
					"name" : "FPGA_RST",
					"strict" : false
				},
				{
					"name" : "IR",
					"strict" : false
				}
			]
		}
	]
}