This is Assignment A2-ALU and Register File Design in Verilog

This assignment is done by:
	Dodiya Parth Hiteshbhai(171co215)
	Akshit Patel(171co129)

Under the guidance of BT sir.