{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1758954285741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1758954285742 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VT_HACKS_FPGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VT_HACKS_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1758954285772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758954285836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758954285836 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1758954286310 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1758954286327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1758954288546 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 99 " "No exact pin location assignment(s) for 72 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1758954288779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[0\] " "I/O \"HPS_DDR3_DQ\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[1\] " "I/O \"HPS_DDR3_DQ\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[2\] " "I/O \"HPS_DDR3_DQ\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288791 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[3\] " "I/O \"HPS_DDR3_DQ\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288792 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[4\] " "I/O \"HPS_DDR3_DQ\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288793 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[5\] " "I/O \"HPS_DDR3_DQ\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288794 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[6\] " "I/O \"HPS_DDR3_DQ\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288795 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[7\] " "I/O \"HPS_DDR3_DQ\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288796 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288797 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[0\] " "I/O \"HPS_DDR3_DQS_N\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288798 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_P\[0\] " "I/O \"HPS_DDR3_DQS_P\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288799 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/db/ip/uart_small/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1758954288800 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758954288801 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1758954290360 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "30 " "Following 30 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1758954290368 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1758954290368 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "44 " "Following 44 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] VCC " "Pin HPS_DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] VCC " "Pin HPS_DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] VCC " "Pin HPS_DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] VCC " "Pin HPS_DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] VCC " "Pin HPS_DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] VCC " "Pin HPS_DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] VCC " "Pin HPS_DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] VCC " "Pin HPS_DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] VCC " "Pin HPS_DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] VCC " "Pin HPS_DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] VCC " "Pin HPS_DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] VCC " "Pin HPS_DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] VCC " "Pin HPS_DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] VCC " "Pin HPS_DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] VCC " "Pin HPS_DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] VCC " "Pin HPS_DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] VCC " "Pin HPS_DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] VCC " "Pin HPS_DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] VCC " "Pin HPS_DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] VCC " "Pin HPS_DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] VCC " "Pin HPS_DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] VCC " "Pin HPS_DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] VCC " "Pin HPS_DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] VCC " "Pin HPS_DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[1\] VCC " "Pin HPS_DDR3_DQS_N\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[2\] VCC " "Pin HPS_DDR3_DQS_N\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[3\] VCC " "Pin HPS_DDR3_DQS_N\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[1\] VCC " "Pin HPS_DDR3_DQS_P\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[2\] VCC " "Pin HPS_DDR3_DQS_P\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[3\] VCC " "Pin HPS_DDR3_DQS_P\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1758954290370 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1758954290370 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: uart_small:u0\|uart_small_hps_0:hps_0\|uart_small_hps_0_hps_io:hps_io\|uart_small_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] 2.5 V " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the 2.5 V I/O standard" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "top_level.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/top_level.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_VERILOG/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1758954290371 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1758954290371 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1758954290372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 363 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 363 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758954290657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 27 02:24:50 2025 " "Processing ended: Sat Sep 27 02:24:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758954290657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758954290657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758954290657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1758954290657 ""}
