{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703662008385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703662008385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 12:56:48 2023 " "Processing started: Wed Dec 27 12:56:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703662008385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662008385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662008385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703662008668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703662008668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/store_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_extend " "Found entity 1: store_extend" {  } { { "verilog_codes/store_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/store_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662016999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662016999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.v(20) " "Verilog HDL warning at sign_extend.v(20): extended using \"x\" or \"z\"" {  } { { "verilog_codes/sign_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/sign_extend.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1703662016999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "verilog_codes/sign_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/sign_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662016999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662016999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "verilog_codes/reset_ff.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "verilog_codes/reg_file.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "verilog_codes/mux4.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "verilog_codes/mux3.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "verilog_codes/mux2.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/load_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/load_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_extend " "Found entity 1: load_extend" {  } { { "verilog_codes/load_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/load_extend.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017062 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(22) " "Verilog HDL warning at imm_extend.v(22): extended using \"x\" or \"z\"" {  } { { "verilog_codes/imm_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/imm_extend.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1703662017078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "verilog_codes/imm_extend.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/imm_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog_codes/datapath.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_codes/controller.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "verilog_codes/alu_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_codes/alu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703662017120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "verilog_codes/adder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/data_mem.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "t2b_riscv_cpu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703662017140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2b_riscv_cpu " "Elaborating entity \"t2b_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703662017221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(39) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(39): truncated value with size 32 to match size of target (1)" {  } { { "t2b_riscv_cpu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703662017221 "|t2b_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvsingle\"" {  } { { "t2b_riscv_cpu.v" "rvsingle" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\"" {  } { { "riscv_cpu.v" "c" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvsingle\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|main_decoder:md\"" {  } { { "verilog_codes/controller.v" "md" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017250 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(22) " "Verilog HDL Case Statement warning at main_decoder.v(22): incomplete case statement has no default case item" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(31) " "Verilog HDL Case Statement warning at main_decoder.v(31): incomplete case statement has no default case item" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls main_decoder.v(19) " "Verilog HDL Always Construct warning at main_decoder.v(19): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUR31 0 main_decoder.v(8) " "Net \"ALUR31\" at main_decoder.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUR0 0 main_decoder.v(8) " "Net \"ALUR0\" at main_decoder.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Zero 0 main_decoder.v(9) " "Net \"Zero\" at main_decoder.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] main_decoder.v(19) " "Inferred latch for \"controls\[0\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] main_decoder.v(19) " "Inferred latch for \"controls\[1\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] main_decoder.v(19) " "Inferred latch for \"controls\[2\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] main_decoder.v(19) " "Inferred latch for \"controls\[3\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] main_decoder.v(19) " "Inferred latch for \"controls\[4\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] main_decoder.v(19) " "Inferred latch for \"controls\[5\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] main_decoder.v(19) " "Inferred latch for \"controls\[6\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] main_decoder.v(19) " "Inferred latch for \"controls\[7\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] main_decoder.v(19) " "Inferred latch for \"controls\[8\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] main_decoder.v(19) " "Inferred latch for \"controls\[9\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[10\] main_decoder.v(19) " "Inferred latch for \"controls\[10\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[11\] main_decoder.v(19) " "Inferred latch for \"controls\[11\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[12\] main_decoder.v(19) " "Inferred latch for \"controls\[12\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[13\] main_decoder.v(19) " "Inferred latch for \"controls\[13\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[14\] main_decoder.v(19) " "Inferred latch for \"controls\[14\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[15\] main_decoder.v(19) " "Inferred latch for \"controls\[15\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[16\] main_decoder.v(19) " "Inferred latch for \"controls\[16\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvsingle\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|alu_decoder:ad\"" {  } { { "verilog_codes/controller.v" "ad" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/controller.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\"" {  } { { "riscv_cpu.v" "dp" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/riscv_cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\"" {  } { { "verilog_codes/datapath.v" "pcreg" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "verilog_codes/datapath.v" "pcadd4" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvsingle\|datapath:dp\|mux2:pcjalrmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux2:pcjalrmux\"" {  } { { "verilog_codes/datapath.v" "pcjalrmux" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf\"" {  } { { "verilog_codes/datapath.v" "rf" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvsingle\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|imm_extend:ext\"" {  } { { "verilog_codes/datapath.v" "ext" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "verilog_codes/datapath.v" "alu" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017376 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.v(24) " "Verilog HDL Case Statement warning at alu.v(24): case item expression covers a value already covered by a previous case item" {  } { { "verilog_codes/alu.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/alu.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1703662017376 "|t2b_riscv_cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_extend riscv_cpu:rvsingle\|datapath:dp\|load_extend:ldextd " "Elaborating entity \"load_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|load_extend:ldextd\"" {  } { { "verilog_codes/datapath.v" "ldextd" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux\"" {  } { { "verilog_codes/datapath.v" "resultmux" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_extend riscv_cpu:rvsingle\|datapath:dp\|store_extend:strextd " "Elaborating entity \"store_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|store_extend:strextd\"" {  } { { "verilog_codes/datapath.v" "strextd" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/verilog_codes/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "t2b_riscv_cpu.v" "imem" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017423 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017454 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017454 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703662017454 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "t2b_riscv_cpu.v" "dmem" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017470 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "5 dmem " "Port at position 5 does not exist in macrofunction \"dmem\"" {  } { { "t2b_riscv_cpu.v" "dmem" { Text "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/t2b_riscv_cpu.v" 36 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703662017533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703662017548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg " "Generated suppressed messages file D:/E-yantra_work/eyrc23_ab_3265/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017580 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703662017643 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 27 12:56:57 2023 " "Processing ended: Wed Dec 27 12:56:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703662017643 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703662017643 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703662017643 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703662017643 ""}
