# ğŸŒ° Acorn Bus

Acorn Bus æ˜¯ Chipmunk é¢„ç½®çš„ä¸€æ¬¾ç‰‡ä¸Šæ€»çº¿ï¼Œå®ƒæ—¨åœ¨æä¾›ä¸€æ¬¾ç®€å•ä½†é«˜æ•ˆçš„ç‰‡ä¸Šæ€»çº¿çš„ç¡¬ä»¶å®ç°ã€‚ç›¸æ¯” AMBA AXI ç­‰æˆç†Ÿçš„ç‰‡ä¸Šæ€»çº¿åè®®ï¼ŒAcorn Bus ç®€åŒ–äº†è®¸å¤šåŠŸèƒ½ï¼Œæ›´åŠ æ˜“äºç¡¬ä»¶å®ç°ã€‚

Acorn Bus çš„ä¿¡å·å®šä¹‰åˆ†ä¸ºä¸¤éƒ¨åˆ†ï¼šCommand é€šé“å’Œ Response é€šé“ã€‚Command é€šé“ç”¨äº Master å‘ Slave å‘é€è¯·æ±‚ï¼ŒResponse é€šé“ç”¨äº Slave å‘ Master è¿”å›å“åº”ã€‚ä¸¤ä¸ªé€šé“éƒ½é‡‡ç”¨ ready-valid æ¡æ‰‹åè®®æ¥è§£è€¦ï¼Œå³å½“ä¸”ä»…å½“è¯¥é€šé“çš„ ready å’Œ valid ä¿¡å·éƒ½æœ‰æ•ˆæ—¶å®Œæˆä¸€æ¬¡ä¼ è¾“ã€‚

```mermaid
sequenceDiagram
    participant M as Master
    participant S as Slave
    M ->> S: Command 0
    S -->> M: Response 0
    M ->> S: Command 1
    M ->> S: Command 2
    S -->> M: Response 1
    S -->> M: Response 2
```

Acorn Bus æœ‰ä¸¤ç§å˜ä½“ï¼šSp (Single Port) å’Œ Dp (Double Port)ã€‚ä¸»è¦çš„åŒºåˆ«æ˜¯ï¼ŒAcorn Sp Bus æ˜¯è¯»å†™å…±ç”¨ Command å’Œ Response é€šé“çš„ï¼Œè€Œ Acorn Dp Bus æ˜¯è¯»å†™åˆ†ç¦»çš„ï¼Œå³è¯»å’Œå†™æœ‰å„è‡ªç‹¬ç«‹çš„ Command å’Œ Response é€šé“ã€‚

## Acorn Sp Bus

### ä¿¡å·å®šä¹‰

#### Command Channel (`cmd`)

| Signal   | Direction | Bit Width      | Description                                                                            |
|----------|-----------|----------------|----------------------------------------------------------------------------------------|
| `read`   | Output    | 1              | Flag bit indicating the current command is a read or write request. (1: read, 0ï¼šwrite) |
| `addr`   | Output    | ADDR_WIDTH     | The address to be written or read.                                                     |
| `wdata`  | Output    | DATA_WIDTH     | The data to be written. (valid only when `read` is 0)                                  |
| `wmask`  | Output    | DATA_WIDTH / 8 | The byte mask of `wdata`. (valid only when `read` is 0)                                |
| `valid`  | Output    | 1              | The valid signal of the command channel.                                               |
| `ready`  | Input     | 1              | The ready signal of the command channel.                                               |

ä»¥ä¸Šä¿¡å·æ–¹å‘ï¼ˆDirectionï¼‰æ˜¯å¯¹äº Master ä¾§è€Œè¨€çš„ï¼Œå¯¹äº Slave ä¾§è€Œè¨€åˆ™ç›¸åï¼ˆä¸‹åŒï¼‰ã€‚

å…¶ä¸­ï¼Œå†™æ•°æ®æ©ç ä¿¡å· `wmask` ç”¨äºæŒ‡ç¤ºå†™æ•°æ®çš„æœ‰æ•ˆå­—èŠ‚ï¼Œå…¶è¡Œä¸ºå’Œ AMBA AXI çš„ `strb` ä¿¡å·ç±»ä¼¼ã€‚å½“ä¸”ä»…å½“ `wmask` çš„æŸä¸€ä½ä¸º 1 æ—¶ï¼Œå¯¹åº”çš„ `wdata` çš„å¯¹åº”å­—èŠ‚ä¼šè¢«å†™å…¥ã€‚ ä¾‹å¦‚ï¼Œå½“ `wmask` çš„ç¬¬ 0 bit ä¸ºä½æ—¶ï¼Œ`wdata` çš„æœ€ä½å­—èŠ‚ï¼ˆæœ€ä½ 8 bitï¼‰æœ‰æ•ˆï¼›å½“ `wmask` çš„ç¬¬ 1 bit ä¸ºé«˜æ—¶ï¼Œ`wdata` çš„ç¬¬ 8 ~ 15 ä½æœ‰æ•ˆï¼Œä»¥æ­¤ç±»æ¨ã€‚

#### Response Channel (`resp`)

| Signal  | Direction | Bit Width  | Description                                                       |
|---------|-----------|------------|-------------------------------------------------------------------|
| `rdata` | Output    | DATA_WIDTH | The readout data. (valid only when the corresponding `read` is 1) |
| `error` | Output    | 1          | Whether the operation is successfully done.                       |
| `valid` | Output    | 1          | The valid signal of the response channel.                         |
| `ready` | Input     | 1          | The ready signal of the response channel.                         |

### ä¼ è¾“æ—¶åº

å¦‚ä¸‹å›¾æ‰€ç¤ºï¼ŒMaster å…ˆåå®Œæˆäº†ï¼š
1. å†™å…¥æ•°æ® `0xA` åˆ°åœ°å€ `0x0`ï¼›
2. è¯»å–åœ°å€ `0x1` çš„æ•°æ®ï¼Œè¿”å› `0xB`ï¼›
3. è¯»å–åœ°å€ `0x2` çš„æ•°æ®ï¼Œè¿”å› `0xC`ã€‚

![acorn-transaction-waveform](./assets/acorn-transaction-waveform.jpg)

ä¸ºäº†ç®€æ´ï¼Œå›¾ä¸­æœªç»˜å‡º `wmask` ä¿¡å·å’Œ `status` ä¿¡å·ã€‚

ä¼ è¾“è¿‡ç¨‹ä¸­ä¸€äº›å…³é”®çš„è¦ç‚¹ï¼š
- Command å’Œ Response é€šé“å‡è¦æ±‚å‘èµ·ä¾§ä¸æ’¤å›ï¼ˆirrevocableï¼‰ï¼Œå³ `valid` ä¸€æ—¦ç”Ÿæ•ˆç›´åˆ° `ready` ç”Ÿæ•ˆå‰å…¶ä»–ä¿¡å·ä¸å¯å‘ç”Ÿæ”¹å˜ï¼Œ`valid` ä¹Ÿä¸èƒ½æ‹‰ä½ã€‚
- å’Œå…¶ä»–çš„ ready-valid æ¡æ‰‹åè®®ä¸€æ ·ï¼ŒCommand å’Œ Response é€šé“çš„ `valid` ä¸èƒ½ä¾èµ–äº `ready`ï¼Œä»¥é¿å…ç»„åˆé€»è¾‘ç¯ã€‚
- åœ¨æ²¡æœ‰ä» Command é€šé“æ”¶åˆ°æœ‰æ•ˆè¯·æ±‚æ—¶ï¼ŒSlave ä¸å¯ä»¥å‘èµ· Response é€šé“çš„ä¼ è¾“è¯·æ±‚ï¼Œå³ä¸å¾—æ‹‰é«˜ `valid`ã€‚

## Acorn Dp Bus

Acorn Dp Bus å’Œ Sp çš„ä¸»è¦åŒºåˆ«æ˜¯è¯»å†™åˆ†ç¦»ï¼Œå› æ­¤é™¤äº†ä¿¡å·å®šä¹‰ä¹‹å¤–çš„éƒ¨åˆ†ä¸å†èµ˜è¿°ã€‚

### ä¿¡å·å®šä¹‰

#### Write Command Channel (`wr.cmd`)

| Signal  | Direction | Bit Width      | Description                              |
|---------|-----------|----------------|------------------------------------------|
| `addr`  | Output    | ADDR_WIDTH     | The address to be written.               |
| `wdata` | Output    | DATA_WIDTH     | The data to be written.                  |
| `wmask` | Output    | DATA_WIDTH / 8 | The byte mask of `wdata`.                |
| `valid` | Output    | 1              | The valid signal of the command channel. |
| `ready` | Input     | 1              | The ready signal of the command channel. |

#### Write Response Channel (`wr.resp`)

| Signal  | Direction | Bit Width | Description                                 |
|---------|-----------|-----------|---------------------------------------------|
| `error` | Output    | 1         | Whether the operation is successfully done. |
| `valid` | Output    | 1         | The valid signal of the response channel.   |
| `ready` | Input     | 1         | The ready signal of the response channel.   |

#### Read Command Channel (`rd.cmd`)

| Signal  | Direction | Bit Width  | Description                              |
|---------|-----------|------------|------------------------------------------|
| `addr`  | Output    | ADDR_WIDTH | The address to be read.                  |
| `valid` | Output    | 1          | The valid signal of the command channel. |
| `ready` | Input     | 1          | The ready signal of the command channel. |

#### Read Response Channel (`rd.resp`)

| Signal  | Direction | Bit Width  | Description                                 |
|---------|-----------|------------|---------------------------------------------|
| `rdata` | Output    | DATA_WIDTH | The readout data.                           |
| `error` | Output    | 1          | Whether the operation is successfully done. |
| `valid` | Output    | 1          | The valid signal of the response channel.   |
| `ready` | Input     | 1          | The ready signal of the response channel.   |

## åœ¨ Chipmunk ä¸­çš„å®ç°

Acorn Bus çš„ IO å®šä¹‰ï¼š
- Acorn Sp Busï¼š`chipmunk.acorn.AcornSpIO`
- Acorn Dp Busï¼š`chipmunk.acorn.AcornDpIO`

Chipmunk æä¾›äº† Sp å’Œ Dp ä¹‹é—´çš„ç›¸äº’è½¬æ¢ï¼š
- `chipmunk.acorn.AcornSp2DpBridge`
- `chipmunk.acorn.AcornDp2SpBridge`

æ­¤å¤–ï¼ŒChipmunk è¿˜æä¾›äº† Acorn Bus ä¸ AXIã€AXI-Lite ç­‰å…¶ä»–æ€»çº¿çš„è½¬æ¢æ¡¥æ¥æ¨¡å—ã€‚

## ä¸å…¶ä»–æ€»çº¿çš„å·®å¼‚

### Hummingbird ICB

Acorn Bus åœ¨è®¾è®¡ä¸Šå‚è€ƒäº†[èœ‚é¸Ÿ E203](https://github.com/riscv-mcu/e203_hbirdv2) é¡¹ç›®ä¸­çš„ ICBï¼ˆInternal Chip Busï¼‰æ€»çº¿ã€‚ä¸»è¦åŒºåˆ«åŒ…æ‹¬ï¼š
- Acorn Bus å…è®¸ç”¨æˆ·å®šä¹‰æ•°æ®ä¿¡å·å’Œåœ°å€åœ°å€çš„ä½å®½ï¼Œè€Œä¸æ˜¯å›ºå®šçš„ 32 bitã€‚
- Acorn Bus æä¾›äº† Sp å’Œ Dp ä¸¤ä¸ªå˜ä½“ï¼Œå…¶ä¸­ Sp å˜ä½“ä¸ ICB çš„å®šä¹‰ç±»ä¼¼ï¼Œä½† Dp å˜ä½“çš„è¯»å†™æ˜¯å¯ä»¥å¹¶è¡Œè¿›è¡Œçš„ã€‚

### AMBA AXI & AHB

Acorn Bus ä¸ AMBA AXIã€AHB ç›¸æ¯”ï¼Œåœ¨åŠŸèƒ½ä¸Šæœ‰æ‰€ç®€åŒ–ã€‚ä¸»è¦åŒºåˆ«å¦‚ä¸‹ï¼š
- Acorn Bus çš„ Dp å˜ä½“å’Œ AXI ä¸€æ ·ï¼ŒåŒæ ·å®ç°äº†è¯»å†™åˆ†ç¦»ï¼›Acorn Bus çš„ Sp å˜ä½“å’Œ AHB ä¸€æ ·ï¼Œè¯»å†™å…±ç”¨ä¸€ç»„ Command ä¸ Response é€šé“ã€‚
- Acorn Bus æ”¯æŒå¤šå‘¨æœŸè¿ç»­ä¼ è¾“ï¼Œä½† Command é€šé“çš„æ¯ä¸ªæœ‰æ•ˆæ¡æ‰‹å‘¨æœŸ Master éƒ½éœ€è¦ç»™å‡ºä¸€ä¸ªåœ°å€ã€‚
- Acorn Bus ä¸æ”¯æŒä¹±åºè¿”å›ï¼Œå³ Slave å¿…é¡»æŒ‰ç…§ Master çš„è¯·æ±‚é¡ºåºè¿”å›æ•°æ®ã€‚
- Acorn Bus å’Œ AXI ä¸€æ ·ï¼Œéƒ½æ”¯æŒ Write Byte Maskã€Outstanding Transaction ç­‰ç‰¹æ€§ã€‚

ç®€å•ï¼ˆä½†ä¸å‡†ç¡®ï¼‰åœ°è¯´ï¼Œç”¨æˆ·å¯ä»¥å°† Acorn Dp Bus å½“ä½œä¸€ä¸ª AW å’Œ W é€šé“åˆå¹¶ä¸”ç¼ºå°‘ `id`ã€`burst`ã€`prot` ç­‰æ§åˆ¶ä¿¡å·ï¼ˆå’Œä»–ä»¬å¯¹åº”çš„é«˜çº§ç‰¹æ€§ï¼‰çš„ AXI æ€»çº¿ã€‚

### SRAM Interface

å°½ç®¡ SRAM å¹¶ä¸æ˜¯ä¸€ç§æ€»çº¿ï¼Œä½† Acorn Bus å’Œ SRAM çš„æ¥å£å®šä¹‰æœ‰è®¸å¤šç›¸ä¼¼ä¹‹å¤„ï¼Œå…¶ Sp å’Œ Dp å˜ä½“åˆ†åˆ«å¯¹åº”å•å£ï¼ˆsingle-portï¼‰å’ŒåŒå£ï¼ˆdouble-portï¼‰SRAM çš„è¯»å†™æ¥å£ã€‚å› æ­¤ï¼Œåœ¨æŸç§æ„ä¹‰ä¸Šï¼Œç”¨æˆ·å¯ä»¥å°† Acorn Bus æƒ³åƒæˆæ˜¯ä¸€ç§è¯·æ±‚å’Œå“åº”éƒ½å¸¦ ready-valid æ¡æ‰‹çš„ç‰¹æ®Š SRAM æ¥å£ã€‚
