{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511206033952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511206033958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 20:27:13 2017 " "Processing started: Mon Nov 20 20:27:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511206033958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206033958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unum_multiply_adder -c unum_multiply_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off unum_multiply_adder -c unum_multiply_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206033958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511206034701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511206034702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unum_multiply_adder.v 6 6 " "Found 6 design units, including 6 entities, in source file unum_multiply_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 unum_multiply_adder " "Found entity 1: unum_multiply_adder" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""} { "Info" "ISGN_ENTITY_NAME" "2 LZC " "Found entity 2: LZC" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""} { "Info" "ISGN_ENTITY_NAME" "3 LZC_fraction " "Found entity 3: LZC_fraction" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""} { "Info" "ISGN_ENTITY_NAME" "4 LZA_fraction " "Found entity 4: LZA_fraction" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""} { "Info" "ISGN_ENTITY_NAME" "5 BNE " "Found entity 5: BNE" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""} { "Info" "ISGN_ENTITY_NAME" "6 NLC " "Found entity 6: NLC" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206046791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file frac_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 frac_mult " "Found entity 1: frac_mult" {  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/frac_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206046794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206046794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unum_multiply_adder " "Elaborating entity \"unum_multiply_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511206046850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "expo_sign_3 unum_multiply_adder.v(104) " "Verilog HDL or VHDL warning at unum_multiply_adder.v(104): object \"expo_sign_3\" assigned a value but never read" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511206046852 "|unum_multiply_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frac_num3_6 unum_multiply_adder.v(166) " "Verilog HDL or VHDL warning at unum_multiply_adder.v(166): object \"frac_num3_6\" assigned a value but never read" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511206046852 "|unum_multiply_adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 unum_multiply_adder.v(244) " "Verilog HDL assignment warning at unum_multiply_adder.v(244): truncated value with size 32 to match size of target (31)" {  } { { "unum_multiply_adder.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511206046862 "|unum_multiply_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZC LZC:lzc1 " "Elaborating entity \"LZC\" for hierarchy \"LZC:lzc1\"" {  } { { "unum_multiply_adder.v" "lzc1" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206046915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BNE LZC:lzc1\|BNE:BNE1 " "Elaborating entity \"BNE\" for hierarchy \"LZC:lzc1\|BNE:BNE1\"" {  } { { "unum_multiply_adder.v" "BNE1" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206046923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NLC LZC:lzc1\|NLC:NLC7 " "Elaborating entity \"NLC\" for hierarchy \"LZC:lzc1\|NLC:NLC7\"" {  } { { "unum_multiply_adder.v" "NLC7" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206046929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_mult frac_mult:multiplier1 " "Elaborating entity \"frac_mult\" for hierarchy \"frac_mult:multiplier1\"" {  } { { "unum_multiply_adder.v" "multiplier1" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206046949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult frac_mult:multiplier1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"frac_mult:multiplier1\|lpm_mult:lpm_mult_component\"" {  } { { "frac_mult.v" "lpm_mult_component" { Text "F:/Unum/unumIII_32_3_multiply_adder2/frac_mult.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206047127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frac_mult:multiplier1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"frac_mult:multiplier1\|lpm_mult:lpm_mult_component\"" {  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/frac_mult.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206047128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frac_mult:multiplier1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"frac_mult:multiplier1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 27 " "Parameter \"lpm_widthb\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 54 " "Parameter \"lpm_widthp\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206047129 ""}  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/frac_mult.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511206047129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tdp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tdp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tdp " "Found entity 1: mult_tdp" {  } { { "db/mult_tdp.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/mult_tdp.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206047191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206047191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tdp frac_mult:multiplier1\|lpm_mult:lpm_mult_component\|mult_tdp:auto_generated " "Elaborating entity \"mult_tdp\" for hierarchy \"frac_mult:multiplier1\|lpm_mult:lpm_mult_component\|mult_tdp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206047192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZA_fraction LZA_fraction:lza_fraction1 " "Elaborating entity \"LZA_fraction\" for hierarchy \"LZA_fraction:lza_fraction1\"" {  } { { "unum_multiply_adder.v" "lza_fraction1" { Text "F:/Unum/unumIII_32_3_multiply_adder2/unum_multiply_adder.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206047198 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "182 " "Ignored 182 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "182 " "Ignored 182 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1511206047579 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1511206047579 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "frac_numo_7_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"frac_numo_7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511206048520 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511206048520 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 37 " "Parameter WIDTH set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511206048520 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511206048520 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511206048520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:frac_numo_7_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:frac_numo_7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206048781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:frac_numo_7_rtl_0 " "Instantiated megafunction \"altshift_taps:frac_numo_7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206048781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206048781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 37 " "Parameter \"WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511206048781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511206048781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/shift_taps_f6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206048847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206048847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l31 " "Found entity 1: altsyncram_9l31" {  } { { "db/altsyncram_9l31.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/altsyncram_9l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206048917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206048917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206048976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206048976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206049038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206049038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/Unum/unumIII_32_3_multiply_adder2/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511206049096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206049096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511206051241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511206054073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511206054495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511206054495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2499 " "Implemented 2499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511206054953 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511206054953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2325 " "Implemented 2325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511206054953 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511206054953 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1511206054953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511206054953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511206054972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 20:27:34 2017 " "Processing ended: Mon Nov 20 20:27:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511206054972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511206054972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511206054972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511206054972 ""}
