\hypertarget{fpga__assert_8h}{\section{fpga\-\_\-assert.\-h File Reference}
\label{fpga__assert_8h}\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{fpga__assert_8h_a215314861522d685b7de2614d6b1fc3d}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S}(condition)~\hyperlink{fpga__assert_8h_a2c112d23b2fa4bb2514c91c888180907}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}(condition, 0)
\item 
\#define \hyperlink{fpga__assert_8h_a84b988aa7af49d9f9e938c0f7d37ab82}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}(condition, message)~\hyperlink{fpga__assert_8h_a2c112d23b2fa4bb2514c91c888180907}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}(condition, message)
\item 
\#define \hyperlink{fpga__assert_8h_a5e07c0167c9bd604d8c540417c2f85e6}{G\-E\-T\-\_\-\-A\-R\-G}(arg1, arg2, func,...)~func
\item 
\#define \hyperlink{fpga__assert_8h_a31d942383d1db5f0ccc61e0605bd36db}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}(...)~\hyperlink{fpga__assert_8h_a5e07c0167c9bd604d8c540417c2f85e6}{G\-E\-T\-\_\-\-A\-R\-G}(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-, \hyperlink{fpga__assert_8h_a84b988aa7af49d9f9e938c0f7d37ab82}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}, \hyperlink{fpga__assert_8h_a215314861522d685b7de2614d6b1fc3d}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S})
\item 
\#define \hyperlink{fpga__assert_8h_a92619e7455b5f2360dd7fe9a657aa7a3}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T}(...)~\hyperlink{fpga__assert_8h_a31d942383d1db5f0ccc61e0605bd36db}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-)(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-)
\item 
\#define \hyperlink{fpga__assert_8h_a2c112d23b2fa4bb2514c91c888180907}{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}(condition, message)~\{\}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{fpga__assert_8h_a92619e7455b5f2360dd7fe9a657aa7a3}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T}}
\index{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T(
\begin{DoxyParamCaption}
\item[{}]{...}
\end{DoxyParamCaption}
)~{\bf F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-)(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-)}}\label{fpga__assert_8h_a92619e7455b5f2360dd7fe9a657aa7a3}
\hypertarget{fpga__assert_8h_a215314861522d685b7de2614d6b1fc3d}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S}}
\index{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S(
\begin{DoxyParamCaption}
\item[{}]{condition}
\end{DoxyParamCaption}
)~{\bf F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}(condition, 0)}}\label{fpga__assert_8h_a215314861522d685b7de2614d6b1fc3d}
\hypertarget{fpga__assert_8h_a84b988aa7af49d9f9e938c0f7d37ab82}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}}
\index{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S(
\begin{DoxyParamCaption}
\item[{}]{condition, }
\item[{}]{message}
\end{DoxyParamCaption}
)~{\bf F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}(condition, message)}}\label{fpga__assert_8h_a84b988aa7af49d9f9e938c0f7d37ab82}
\hypertarget{fpga__assert_8h_a2c112d23b2fa4bb2514c91c888180907}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}}
\index{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-I\-N\-T(
\begin{DoxyParamCaption}
\item[{}]{condition, }
\item[{}]{message}
\end{DoxyParamCaption}
)~\{\}}}\label{fpga__assert_8h_a2c112d23b2fa4bb2514c91c888180907}
\hypertarget{fpga__assert_8h_a31d942383d1db5f0ccc61e0605bd36db}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}}
\index{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R@{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-\-M\-A\-C\-R\-O\-\_\-\-C\-H\-O\-O\-S\-E\-R(
\begin{DoxyParamCaption}
\item[{}]{...}
\end{DoxyParamCaption}
)~{\bf G\-E\-T\-\_\-\-A\-R\-G}(\-\_\-\-\_\-\-V\-A\-\_\-\-A\-R\-G\-S\-\_\-\-\_\-, {\bf F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-2\-\_\-\-A\-R\-G\-S}, {\bf F\-P\-G\-A\-\_\-\-A\-S\-S\-E\-R\-T\-\_\-1\-\_\-\-A\-R\-G\-S})}}\label{fpga__assert_8h_a31d942383d1db5f0ccc61e0605bd36db}
\hypertarget{fpga__assert_8h_a5e07c0167c9bd604d8c540417c2f85e6}{\index{fpga\-\_\-assert.\-h@{fpga\-\_\-assert.\-h}!G\-E\-T\-\_\-\-A\-R\-G@{G\-E\-T\-\_\-\-A\-R\-G}}
\index{G\-E\-T\-\_\-\-A\-R\-G@{G\-E\-T\-\_\-\-A\-R\-G}!fpga_assert.h@{fpga\-\_\-assert.\-h}}
\subsubsection[{G\-E\-T\-\_\-\-A\-R\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\-E\-T\-\_\-\-A\-R\-G(
\begin{DoxyParamCaption}
\item[{}]{arg1, }
\item[{}]{arg2, }
\item[{}]{func, }
\item[{}]{...}
\end{DoxyParamCaption}
)~func}}\label{fpga__assert_8h_a5e07c0167c9bd604d8c540417c2f85e6}
