```verilog
  assign out_assign = (sel_b1 & sel_b2) ? b : a;

  always @(a, b, sel_b1, sel_b2) begin
    if (sel_b1 & sel_b2) begin
      out_always = b;
    end else begin
      out_always = a;
    end
  end

endmodule
```