###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:34:55 2016
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin u_DataPath/u_decode_unit/hdu_0/current_
state_reg[1]/CK 
Endpoint:   u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D (v) checked 
with  leading edge of 'clk'
Beginpoint: rst                                                   (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.011
  Slack Time                   -0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                Net                |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                   |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+---------+-------+---------+----------| 
     | rst                                                |   ^   | rst                               |         |       |   0.000 |    0.112 | 
     | u_DataPath/u_decode_unit/hdu_0/U15/A1              |   ^   | rst                               | NOR2_X1 | 0.004 |   0.004 |    0.116 | 
     | u_DataPath/u_decode_unit/hdu_0/U15/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/N8 | NOR2_X1 | 0.007 |   0.011 |    0.123 | 
     | u_DataPath/u_decode_unit/hdu_0/current_state_reg[1 |   v   | u_DataPath/u_decode_unit/hdu_0/N8 | DFF_X1  | 0.000 |   0.011 |    0.123 | 
     | ]/D                                                |       |                                   |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -0.112 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.111 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -0.060 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -0.058 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.001 | 
     | u_DataPath/u_decode_unit/hdu_0/current_state_reg[1 |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.003 | 
     | ]/CK                                               |       |            |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin u_DataPath/u_decode_unit/hdu_0/current_
state_reg[0]/CK 
Endpoint:   u_DataPath/u_decode_unit/hdu_0/current_state_reg[0]/D (v) checked 
with  leading edge of 'clk'
Beginpoint: rst                                                   (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.011
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                Net                |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                   |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+---------+-------+---------+----------| 
     | rst                                                |   ^   | rst                               |         |       |   0.000 |    0.111 | 
     | u_DataPath/u_decode_unit/hdu_0/U14/A1              |   ^   | rst                               | NOR2_X1 | 0.005 |   0.005 |    0.116 | 
     | u_DataPath/u_decode_unit/hdu_0/U14/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/N7 | NOR2_X1 | 0.007 |   0.011 |    0.123 | 
     | u_DataPath/u_decode_unit/hdu_0/current_state_reg[0 |   v   | u_DataPath/u_decode_unit/hdu_0/N7 | DFF_X1  | 0.000 |   0.011 |    0.123 | 
     | ]/D                                                |       |                                   |         |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |   -0.111 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.111 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -0.059 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -0.058 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.002 | 
     | u_DataPath/u_decode_unit/hdu_0/current_state_reg[0 |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.004 | 
     | ]/CK                                               |       |            |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin u_DataPath/u_memwbreg/controls_out_reg[2]/
CK 
Endpoint:   u_DataPath/u_memwbreg/controls_out_reg[2]/D (v) checked with  
leading edge of 'clk'
Beginpoint: rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.122
  Arrival Time                  0.061
  Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                           |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                         |   ^   | rst                       |         |       |   0.000 |    0.061 | 
     | u_DataPath/u_memwbreg/U19/A                 |   ^   | rst                       | INV_X1  | 0.004 |   0.004 |    0.065 | 
     | u_DataPath/u_memwbreg/U19/ZN                |   v   | u_DataPath/u_memwbreg/n74 | INV_X1  | 0.023 |   0.027 |    0.088 | 
     | u_DataPath/u_memwbreg/U81/A2                |   v   | u_DataPath/u_memwbreg/n74 | AND2_X1 | 0.001 |   0.027 |    0.089 | 
     | u_DataPath/u_memwbreg/U81/ZN                |   v   | u_DataPath/u_memwbreg/N5  | AND2_X1 | 0.034 |   0.061 |    0.122 | 
     | u_DataPath/u_memwbreg/controls_out_reg[2]/D |   v   | u_DataPath/u_memwbreg/N5  | DFF_X1  | 0.000 |   0.061 |    0.122 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -0.061 | 
     | clk__L1_I0/A                                 |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.060 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |   -0.009 | 
     | clk__L2_I6/A                                 |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |   -0.008 | 
     | clk__L2_I6/Z                                 |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.052 | 
     | u_DataPath/u_memwbreg/controls_out_reg[2]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/rt_reg[4]/CK 
Endpoint:   u_DataPath/u_idexreg/rt_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.124
  Arrival Time                  0.090
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                              |   ^   | rst                       |         |       |   0.000 |    0.034 | 
     | u_DataPath/u_idexreg/U90/A       |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.038 | 
     | u_DataPath/u_idexreg/U90/ZN      |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.077 | 
     | u_DataPath/u_idexreg/U117/A2     |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.082 | 
     | u_DataPath/u_idexreg/U117/ZN     |   v   | u_DataPath/u_idexreg/N205 | AND2_X1 | 0.042 |   0.090 |    0.124 | 
     | u_DataPath/u_idexreg/rt_reg[4]/D |   v   | u_DataPath/u_idexreg/N205 | DFF_X1  | 0.000 |   0.090 |    0.124 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.018 | 
     | clk__L2_I6/A                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.019 | 
     | clk__L2_I6/Z                      |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.079 | 
     | u_DataPath/u_idexreg/rt_reg[4]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.003 |   0.116 |    0.082 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/rt_reg[3]/CK 
Endpoint:   u_DataPath/u_idexreg/rt_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.124
  Arrival Time                  0.090
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                              |   ^   | rst                       |         |       |   0.000 |    0.034 | 
     | u_DataPath/u_idexreg/U90/A       |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.038 | 
     | u_DataPath/u_idexreg/U90/ZN      |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.077 | 
     | u_DataPath/u_idexreg/U120/A2     |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.082 | 
     | u_DataPath/u_idexreg/U120/ZN     |   v   | u_DataPath/u_idexreg/N204 | AND2_X1 | 0.042 |   0.090 |    0.124 | 
     | u_DataPath/u_idexreg/rt_reg[3]/D |   v   | u_DataPath/u_idexreg/N204 | DFF_X1  | 0.000 |   0.090 |    0.124 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.018 | 
     | clk__L2_I6/A                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.019 | 
     | clk__L2_I6/Z                      |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.079 | 
     | u_DataPath/u_idexreg/rt_reg[3]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.003 |   0.116 |    0.082 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[21]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[21]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.087
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.034 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.038 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.077 | 
     | u_DataPath/u_idexreg/U86/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.002 |   0.045 |    0.079 | 
     | u_DataPath/u_idexreg/U86/ZN             |   v   | u_DataPath/u_idexreg/N24  | AND2_X1 | 0.042 |   0.087 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[21]/D |   v   | u_DataPath/u_idexreg/N24  | DFF_X1  | 0.000 |   0.087 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.018 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.021 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.079 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[21]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.080 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/rt_reg[0]/CK 
Endpoint:   u_DataPath/u_idexreg/rt_reg[0]/D (v) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.122
  Arrival Time                  0.089
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                              |   ^   | rst                       |         |       |   0.000 |    0.034 | 
     | u_DataPath/u_idexreg/U90/A       |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.038 | 
     | u_DataPath/u_idexreg/U90/ZN      |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.077 | 
     | u_DataPath/u_idexreg/U130/A2     |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.004 |   0.047 |    0.080 | 
     | u_DataPath/u_idexreg/U130/ZN     |   v   | u_DataPath/u_idexreg/N201 | AND2_X1 | 0.042 |   0.089 |    0.122 | 
     | u_DataPath/u_idexreg/rt_reg[0]/D |   v   | u_DataPath/u_idexreg/N201 | DFF_X1  | 0.000 |   0.089 |    0.122 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.019 | 
     | clk__L2_I6/A                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.020 | 
     | clk__L2_I6/Z                      |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.080 | 
     | u_DataPath/u_idexreg/rt_reg[0]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.081 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/rt_reg[2]/CK 
Endpoint:   u_DataPath/u_idexreg/rt_reg[2]/D (v) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.090
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                              |   ^   | rst                       |         |       |   0.000 |    0.033 | 
     | u_DataPath/u_idexreg/U90/A       |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.037 | 
     | u_DataPath/u_idexreg/U90/ZN      |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.076 | 
     | u_DataPath/u_idexreg/U99/A2      |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.081 | 
     | u_DataPath/u_idexreg/U99/ZN      |   v   | u_DataPath/u_idexreg/N203 | AND2_X1 | 0.042 |   0.090 |    0.123 | 
     | u_DataPath/u_idexreg/rt_reg[2]/D |   v   | u_DataPath/u_idexreg/N203 | DFF_X1  | 0.000 |   0.090 |    0.123 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.033 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.019 | 
     | clk__L2_I6/A                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.020 | 
     | clk__L2_I6/Z                      |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.080 | 
     | u_DataPath/u_idexreg/rt_reg[2]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.003 |   0.116 |    0.082 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/rt_reg[1]/CK 
Endpoint:   u_DataPath/u_idexreg/rt_reg[1]/D (v) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.090
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                              |   ^   | rst                       |         |       |   0.000 |    0.033 | 
     | u_DataPath/u_idexreg/U90/A       |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.037 | 
     | u_DataPath/u_idexreg/U90/ZN      |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.076 | 
     | u_DataPath/u_idexreg/U119/A2     |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.081 | 
     | u_DataPath/u_idexreg/U119/ZN     |   v   | u_DataPath/u_idexreg/N202 | AND2_X1 | 0.042 |   0.090 |    0.123 | 
     | u_DataPath/u_idexreg/rt_reg[1]/D |   v   | u_DataPath/u_idexreg/N202 | DFF_X1  | 0.000 |   0.090 |    0.123 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.033 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.032 | 
     | clk__L1_I0/Z                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.019 | 
     | clk__L2_I6/A                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.020 | 
     | clk__L2_I6/Z                      |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.080 | 
     | u_DataPath/u_idexreg/rt_reg[1]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.003 |   0.116 |    0.083 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[5]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[5]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.087
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.032 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.036 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.076 | 
     | u_DataPath/u_idexreg/U78/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.002 |   0.045 |    0.078 | 
     | u_DataPath/u_idexreg/U78/ZN            |   v   | u_DataPath/u_idexreg/N8   | AND2_X1 | 0.042 |   0.087 |    0.120 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[5]/D |   v   | u_DataPath/u_idexreg/N8   | DFF_X1  | 0.000 |   0.087 |    0.120 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.032 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.032 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.020 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.022 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.079 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[5]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.080 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[3]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[3]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.087
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.032 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.036 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.075 | 
     | u_DataPath/u_idexreg/U223/A2           |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.002 |   0.045 |    0.078 | 
     | u_DataPath/u_idexreg/U223/ZN           |   v   | u_DataPath/u_idexreg/N6   | AND2_X1 | 0.042 |   0.087 |    0.120 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[3]/D |   v   | u_DataPath/u_idexreg/N6   | DFF_X1  | 0.000 |   0.087 |    0.120 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.032 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.032 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.020 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.022 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.080 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[3]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[6]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[6]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.087
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.032 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.036 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.075 | 
     | u_DataPath/u_idexreg/U79/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.002 |   0.045 |    0.078 | 
     | u_DataPath/u_idexreg/U79/ZN            |   v   | u_DataPath/u_idexreg/N9   | AND2_X1 | 0.042 |   0.087 |    0.120 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[6]/D |   v   | u_DataPath/u_idexreg/N9   | DFF_X1  | 0.000 |   0.087 |    0.120 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.032 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.032 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.020 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.022 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.080 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[6]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[13]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[13]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.091
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.032 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.036 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.075 | 
     | u_DataPath/u_idexreg/U157/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.081 | 
     | u_DataPath/u_idexreg/U157/ZN             |   v   | u_DataPath/u_idexreg/N198 | AND2_X1 | 0.042 |   0.091 |    0.123 | 
     | u_DataPath/u_idexreg/immediate_reg[13]/D |   v   | u_DataPath/u_idexreg/N198 | DFF_X1  | 0.000 |   0.091 |    0.123 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.032 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.031 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.020 | 
     | clk__L2_I6/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.021 | 
     | clk__L2_I6/Z                              |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.081 | 
     | u_DataPath/u_idexreg/immediate_reg[13]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[2]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[2]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.088
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.031 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.035 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.074 | 
     | u_DataPath/u_idexreg/U222/A2           |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.003 |   0.046 |    0.077 | 
     | u_DataPath/u_idexreg/U222/ZN           |   v   | u_DataPath/u_idexreg/N5   | AND2_X1 | 0.042 |   0.088 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[2]/D |   v   | u_DataPath/u_idexreg/N5   | DFF_X1  | 0.000 |   0.088 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.021 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.023 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.081 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[2]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[4]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[4]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.088
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.031 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.035 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.074 | 
     | u_DataPath/u_idexreg/U224/A2           |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.003 |   0.046 |    0.077 | 
     | u_DataPath/u_idexreg/U224/ZN           |   v   | u_DataPath/u_idexreg/N7   | AND2_X1 | 0.042 |   0.088 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[4]/D |   v   | u_DataPath/u_idexreg/N7   | DFF_X1  | 0.000 |   0.088 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.021 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.023 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.081 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[4]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[19]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[19]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.088
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.031 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.035 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.074 | 
     | u_DataPath/u_idexreg/U228/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.002 |   0.045 |    0.076 | 
     | u_DataPath/u_idexreg/U228/ZN            |   v   | u_DataPath/u_idexreg/N22  | AND2_X1 | 0.043 |   0.088 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[19]/D |   v   | u_DataPath/u_idexreg/N22  | DFF_X1  | 0.000 |   0.088 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.021 | 
     | clk__L2_I7/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.023 | 
     | clk__L2_I7/Z                             |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.081 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[19]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.082 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[0]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.088
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.031 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.035 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.074 | 
     | u_DataPath/u_idexreg/U76/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.003 |   0.046 |    0.077 | 
     | u_DataPath/u_idexreg/U76/ZN            |   v   | u_DataPath/u_idexreg/N3   | AND2_X1 | 0.042 |   0.088 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[0]/D |   v   | u_DataPath/u_idexreg/N3   | DFF_X1  | 0.000 |   0.088 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.021 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.024 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.081 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[0]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.112 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[1]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[1]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.089
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.031 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.035 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.074 | 
     | u_DataPath/u_idexreg/U77/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.003 |   0.046 |    0.077 | 
     | u_DataPath/u_idexreg/U77/ZN            |   v   | u_DataPath/u_idexreg/N4   | AND2_X1 | 0.042 |   0.089 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/D |   v   | u_DataPath/u_idexreg/N4   | DFF_X1  | 0.000 |   0.089 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I7/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.024 | 
     | clk__L2_I7/Z                            |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.081 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.112 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[14]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[14]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.090
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U158/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.078 | 
     | u_DataPath/u_idexreg/U158/ZN             |   v   | u_DataPath/u_idexreg/N199 | AND2_X1 | 0.042 |   0.090 |    0.120 | 
     | u_DataPath/u_idexreg/immediate_reg[14]/D |   v   | u_DataPath/u_idexreg/N199 | DFF_X1  | 0.000 |   0.090 |    0.120 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.030 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I5/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.024 | 
     | clk__L2_I5/Z                              |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.082 | 
     | u_DataPath/u_idexreg/immediate_reg[14]/CK |   ^   | clk__L2_N5 | DFF_X1    | 0.001 |   0.113 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[20]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[20]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.089
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U85/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.003 |   0.046 |    0.076 | 
     | u_DataPath/u_idexreg/U85/ZN             |   v   | u_DataPath/u_idexreg/N23  | AND2_X1 | 0.042 |   0.089 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[20]/D |   v   | u_DataPath/u_idexreg/N23  | DFF_X1  | 0.000 |   0.089 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I7/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.024 | 
     | clk__L2_I7/Z                             |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.082 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[20]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.000 |   0.112 |    0.082 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[9]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[9]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.091
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U145/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U145/ZN            |   v   | u_DataPath/u_idexreg/N194 | AND2_X1 | 0.042 |   0.091 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[9]/D |   v   | u_DataPath/u_idexreg/N194 | DFF_X1  | 0.000 |   0.091 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.025 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.083 | 
     | u_DataPath/u_idexreg/immediate_reg[9]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.084 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[8]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[8]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.091
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U142/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U142/ZN            |   v   | u_DataPath/u_idexreg/N193 | AND2_X1 | 0.042 |   0.091 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[8]/D |   v   | u_DataPath/u_idexreg/N193 | DFF_X1  | 0.000 |   0.091 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.025 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.083 | 
     | u_DataPath/u_idexreg/immediate_reg[8]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.084 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[12]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[12]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.092
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U156/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U156/ZN             |   v   | u_DataPath/u_idexreg/N197 | AND2_X1 | 0.042 |   0.092 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[12]/D |   v   | u_DataPath/u_idexreg/N197 | DFF_X1  | 0.000 |   0.092 |    0.121 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I8/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.025 | 
     | clk__L2_I8/Z                              |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.084 | 
     | u_DataPath/u_idexreg/immediate_reg[12]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.085 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[17]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.089
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.030 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.034 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U84/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.004 |   0.047 |    0.077 | 
     | u_DataPath/u_idexreg/U84/ZN             |   v   | u_DataPath/u_idexreg/N20  | AND2_X1 | 0.042 |   0.089 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[17]/D |   v   | u_DataPath/u_idexreg/N20  | DFF_X1  | 0.000 |   0.089 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I7/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.025 | 
     | clk__L2_I7/Z                             |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.082 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.000 |   0.112 |    0.082 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[10]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[10]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.091
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.029 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.033 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.073 | 
     | u_DataPath/u_idexreg/U148/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U148/ZN             |   v   | u_DataPath/u_idexreg/N195 | AND2_X1 | 0.042 |   0.091 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[10]/D |   v   | u_DataPath/u_idexreg/N195 | DFF_X1  | 0.000 |   0.091 |    0.121 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I8/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.025 | 
     | clk__L2_I8/Z                              |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.084 | 
     | u_DataPath/u_idexreg/immediate_reg[10]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[6]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[6]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.091
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.029 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.033 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.072 | 
     | u_DataPath/u_idexreg/U136/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U136/ZN            |   v   | u_DataPath/u_idexreg/N191 | AND2_X1 | 0.042 |   0.091 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[6]/D |   v   | u_DataPath/u_idexreg/N191 | DFF_X1  | 0.000 |   0.091 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.025 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.084 | 
     | u_DataPath/u_idexreg/immediate_reg[6]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.085 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[7]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[7]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.091
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.029 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.033 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.072 | 
     | u_DataPath/u_idexreg/U139/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.079 | 
     | u_DataPath/u_idexreg/U139/ZN            |   v   | u_DataPath/u_idexreg/N192 | AND2_X1 | 0.042 |   0.091 |    0.121 | 
     | u_DataPath/u_idexreg/immediate_reg[7]/D |   v   | u_DataPath/u_idexreg/N192 | DFF_X1  | 0.000 |   0.091 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.028 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.026 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.084 | 
     | u_DataPath/u_idexreg/immediate_reg[7]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.085 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[15]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[15]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.092
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.029 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.033 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.072 | 
     | u_DataPath/u_idexreg/U227/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.007 |   0.050 |    0.079 | 
     | u_DataPath/u_idexreg/U227/ZN            |   v   | u_DataPath/u_idexreg/N18  | AND2_X1 | 0.042 |   0.092 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[15]/D |   v   | u_DataPath/u_idexreg/N18  | DFF_X1  | 0.000 |   0.092 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.028 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.026 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.084 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[15]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.085 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[15]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[15]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.091
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.029 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.033 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.072 | 
     | u_DataPath/u_idexreg/U133/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.005 |   0.048 |    0.077 | 
     | u_DataPath/u_idexreg/U133/ZN             |   v   | u_DataPath/u_idexreg/N200 | AND2_X1 | 0.042 |   0.091 |    0.119 | 
     | u_DataPath/u_idexreg/immediate_reg[15]/D |   v   | u_DataPath/u_idexreg/N200 | DFF_X1  | 0.000 |   0.091 |    0.119 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.028 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.024 | 
     | clk__L2_I7/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.026 | 
     | clk__L2_I7/Z                              |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.083 | 
     | u_DataPath/u_idexreg/immediate_reg[15]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.112 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[11]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[11]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                      (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.091
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                      |   ^   | rst                       |         |       |   0.000 |    0.028 | 
     | u_DataPath/u_idexreg/U90/A               |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.032 | 
     | u_DataPath/u_idexreg/U90/ZN              |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.071 | 
     | u_DataPath/u_idexreg/U155/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.006 |   0.049 |    0.077 | 
     | u_DataPath/u_idexreg/U155/ZN             |   v   | u_DataPath/u_idexreg/N196 | AND2_X1 | 0.042 |   0.091 |    0.119 | 
     | u_DataPath/u_idexreg/immediate_reg[11]/D |   v   | u_DataPath/u_idexreg/N196 | DFF_X1  | 0.000 |   0.091 |    0.119 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk        |           |       |   0.000 |   -0.028 | 
     | clk__L1_I0/A                              |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.028 | 
     | clk__L1_I0/Z                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.024 | 
     | clk__L2_I7/A                              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.026 | 
     | clk__L2_I7/Z                              |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.083 | 
     | u_DataPath/u_idexreg/immediate_reg[11]/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[11]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[11]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.092
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.028 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.032 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.071 | 
     | u_DataPath/u_idexreg/U225/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.007 |   0.050 |    0.078 | 
     | u_DataPath/u_idexreg/U225/ZN            |   v   | u_DataPath/u_idexreg/N14  | AND2_X1 | 0.042 |   0.092 |    0.120 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[11]/D |   v   | u_DataPath/u_idexreg/N14  | DFF_X1  | 0.000 |   0.092 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.028 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.027 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.024 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.027 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.085 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[11]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.000 |   0.114 |    0.086 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[8]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[8]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.093
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.028 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.032 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.071 | 
     | u_DataPath/u_idexreg/U80/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.079 | 
     | u_DataPath/u_idexreg/U80/ZN            |   v   | u_DataPath/u_idexreg/N11  | AND2_X1 | 0.042 |   0.093 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[8]/D |   v   | u_DataPath/u_idexreg/N11  | DFF_X1  | 0.000 |   0.093 |    0.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.028 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.027 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.024 | 
     | clk__L2_I8/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.027 | 
     | clk__L2_I8/Z                            |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.085 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[8]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.086 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[9]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[9]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.093
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.028 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.032 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.071 | 
     | u_DataPath/u_idexreg/U81/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.007 |   0.050 |    0.078 | 
     | u_DataPath/u_idexreg/U81/ZN            |   v   | u_DataPath/u_idexreg/N12  | AND2_X1 | 0.043 |   0.093 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[9]/D |   v   | u_DataPath/u_idexreg/N12  | DFF_X1  | 0.000 |   0.093 |    0.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.028 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.027 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.024 | 
     | clk__L2_I8/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.027 | 
     | clk__L2_I8/Z                            |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.085 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[9]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.086 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[16]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[16]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.093
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.027 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.031 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.071 | 
     | u_DataPath/u_idexreg/U23/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.079 | 
     | u_DataPath/u_idexreg/U23/ZN             |   v   | u_DataPath/u_idexreg/N19  | AND2_X1 | 0.042 |   0.093 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[16]/D |   v   | u_DataPath/u_idexreg/N19  | DFF_X1  | 0.000 |   0.093 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.027 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.027 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.025 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.027 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.086 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[16]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.087 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[14]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[14]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.121
  Arrival Time                  0.095
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U226/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.077 | 
     | u_DataPath/u_idexreg/U226/ZN            |   v   | u_DataPath/u_idexreg/N17  | AND2_X1 | 0.044 |   0.095 |    0.121 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[14]/D |   v   | u_DataPath/u_idexreg/N17  | DFF_X1  | 0.000 |   0.095 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I8/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I8/Z                             |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.087 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[14]/CK |   ^   | clk__L2_N8 | DFF_X1    | 0.001 |   0.114 |    0.088 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[4]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[4]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.094
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U127/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.009 |   0.052 |    0.078 | 
     | u_DataPath/u_idexreg/U127/ZN            |   v   | u_DataPath/u_idexreg/N189 | AND2_X1 | 0.042 |   0.094 |    0.120 | 
     | u_DataPath/u_idexreg/immediate_reg[4]/D |   v   | u_DataPath/u_idexreg/N189 | DFF_X1  | 0.000 |   0.094 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I10/A                            |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I10/Z                            |   ^   | clk__L2_N10 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/immediate_reg[4]/CK |   ^   | clk__L2_N10 | DFF_X1    | 0.001 |   0.113 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[10]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[10]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.093
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U82/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.007 |   0.050 |    0.077 | 
     | u_DataPath/u_idexreg/U82/ZN             |   v   | u_DataPath/u_idexreg/N13  | AND2_X1 | 0.043 |   0.093 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[10]/D |   v   | u_DataPath/u_idexreg/N13  | DFF_X1  | 0.000 |   0.093 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[10]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.086 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[0]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.094
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U104/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.009 |   0.052 |    0.078 | 
     | u_DataPath/u_idexreg/U104/ZN            |   v   | u_DataPath/u_idexreg/N185 | AND2_X1 | 0.042 |   0.094 |    0.120 | 
     | u_DataPath/u_idexreg/immediate_reg[0]/D |   v   | u_DataPath/u_idexreg/N185 | DFF_X1  | 0.000 |   0.094 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I10/A                            |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I10/Z                            |   ^   | clk__L2_N10 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/immediate_reg[0]/CK |   ^   | clk__L2_N10 | DFF_X1    | 0.001 |   0.113 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[5]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[5]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.094
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U112/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.009 |   0.052 |    0.078 | 
     | u_DataPath/u_idexreg/U112/ZN            |   v   | u_DataPath/u_idexreg/N190 | AND2_X1 | 0.042 |   0.094 |    0.120 | 
     | u_DataPath/u_idexreg/immediate_reg[5]/D |   v   | u_DataPath/u_idexreg/N190 | DFF_X1  | 0.000 |   0.094 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I10/A                            |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I10/Z                            |   ^   | clk__L2_N10 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/immediate_reg[5]/CK |   ^   | clk__L2_N10 | DFF_X1    | 0.001 |   0.113 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[12]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[12]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.093
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U22/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.077 | 
     | u_DataPath/u_idexreg/U22/ZN             |   v   | u_DataPath/u_idexreg/N15  | AND2_X1 | 0.042 |   0.093 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[12]/D |   v   | u_DataPath/u_idexreg/N15  | DFF_X1  | 0.000 |   0.093 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[12]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.086 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[2]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[2]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.093
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.026 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.030 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.069 | 
     | u_DataPath/u_idexreg/U87/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.077 | 
     | u_DataPath/u_idexreg/U87/ZN             |   v   | u_DataPath/u_idexreg/N187 | AND2_X1 | 0.042 |   0.093 |    0.119 | 
     | u_DataPath/u_idexreg/immediate_reg[2]/D |   v   | u_DataPath/u_idexreg/N187 | DFF_X1  | 0.000 |   0.093 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.026 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.029 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.086 | 
     | u_DataPath/u_idexreg/immediate_reg[2]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.086 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[18]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[18]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.094
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.025 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.029 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.068 | 
     | u_DataPath/u_idexreg/U24/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.076 | 
     | u_DataPath/u_idexreg/U24/ZN             |   v   | u_DataPath/u_idexreg/N21  | AND2_X1 | 0.043 |   0.094 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[18]/D |   v   | u_DataPath/u_idexreg/N21  | DFF_X1  | 0.000 |   0.094 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.030 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[18]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.087 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[1]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[1]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.094
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.025 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.029 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.068 | 
     | u_DataPath/u_idexreg/U109/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.052 |    0.077 | 
     | u_DataPath/u_idexreg/U109/ZN            |   v   | u_DataPath/u_idexreg/N186 | AND2_X1 | 0.042 |   0.094 |    0.119 | 
     | u_DataPath/u_idexreg/immediate_reg[1]/D |   v   | u_DataPath/u_idexreg/N186 | DFF_X1  | 0.000 |   0.094 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.030 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_idexreg/immediate_reg[1]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.000 |   0.112 |    0.087 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/immediate_reg[3]/CK 
Endpoint:   u_DataPath/u_idexreg/immediate_reg[3]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.094
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.025 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.029 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.068 | 
     | u_DataPath/u_idexreg/U101/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.076 | 
     | u_DataPath/u_idexreg/U101/ZN            |   v   | u_DataPath/u_idexreg/N188 | AND2_X1 | 0.043 |   0.094 |    0.119 | 
     | u_DataPath/u_idexreg/immediate_reg[3]/D |   v   | u_DataPath/u_idexreg/N188 | DFF_X1  | 0.000 |   0.094 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.030 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_idexreg/immediate_reg[3]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.087 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[13]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[13]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.094
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                           |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                     |   ^   | rst                       |         |       |   0.000 |    0.025 | 
     | u_DataPath/u_idexreg/U90/A              |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.029 | 
     | u_DataPath/u_idexreg/U90/ZN             |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.068 | 
     | u_DataPath/u_idexreg/U83/A2             |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.076 | 
     | u_DataPath/u_idexreg/U83/ZN             |   v   | u_DataPath/u_idexreg/N16  | AND2_X1 | 0.043 |   0.094 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[13]/D |   v   | u_DataPath/u_idexreg/N16  | DFF_X1  | 0.000 |   0.094 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I9/A                             |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.030 | 
     | clk__L2_I9/Z                             |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[13]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.087 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin u_DataPath/u_idexreg/cw_to_ex_reg[7]/CK 
Endpoint:   u_DataPath/u_idexreg/cw_to_ex_reg[7]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: rst                                    (^) triggered by  leading 
edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.119
  Arrival Time                  0.095
  Slack Time                   -0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                        |       |                           |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | rst                                    |   ^   | rst                       |         |       |   0.000 |    0.024 | 
     | u_DataPath/u_idexreg/U90/A             |   ^   | rst                       | INV_X2  | 0.004 |   0.004 |    0.028 | 
     | u_DataPath/u_idexreg/U90/ZN            |   v   | u_DataPath/u_idexreg/n215 | INV_X2  | 0.039 |   0.043 |    0.067 | 
     | u_DataPath/u_idexreg/U21/A2            |   v   | u_DataPath/u_idexreg/n215 | AND2_X1 | 0.008 |   0.051 |    0.075 | 
     | u_DataPath/u_idexreg/U21/ZN            |   v   | u_DataPath/u_idexreg/N10  | AND2_X1 | 0.044 |   0.095 |    0.119 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[7]/D |   v   | u_DataPath/u_idexreg/N10  | DFF_X1  | 0.000 |   0.095 |    0.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A                            |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.023 | 
     | clk__L1_I0/Z                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.029 | 
     | clk__L2_I9/A                            |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.031 | 
     | clk__L2_I9/Z                            |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.088 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[7]/CK |   ^   | clk__L2_N9 | DFF_X1    | 0.001 |   0.112 |    0.089 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin u_DataPath/u_exmemreg/controls_out_
reg[10]/CK 
Endpoint:   u_DataPath/u_exmemreg/controls_out_reg[10]/D (v) checked with  
leading edge of 'clk'
Beginpoint: rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.103
  Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |            Net             |  Cell   | Delay | Arrival | Required | 
     |                                              |       |                            |         |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------+---------+-------+---------+----------| 
     | rst                                          |   ^   | rst                        |         |       |   0.000 |    0.020 | 
     | u_DataPath/u_exmemreg/U19/A                  |   ^   | rst                        | INV_X2  | 0.004 |   0.004 |    0.024 | 
     | u_DataPath/u_exmemreg/U19/ZN                 |   v   | u_DataPath/u_exmemreg/n147 | INV_X2  | 0.049 |   0.053 |    0.073 | 
     | u_DataPath/u_exmemreg/U145/A2                |   v   | u_DataPath/u_exmemreg/n147 | AND2_X1 | 0.002 |   0.055 |    0.075 | 
     | u_DataPath/u_exmemreg/U145/ZN                |   v   | u_DataPath/u_exmemreg/N13  | AND2_X1 | 0.048 |   0.103 |    0.123 | 
     | u_DataPath/u_exmemreg/controls_out_reg[10]/D |   v   | u_DataPath/u_exmemreg/N13  | DFF_X1  | 0.000 |   0.103 |    0.123 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -0.020 | 
     | clk__L1_I0/A                                  |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.019 | 
     | clk__L1_I0/Z                                  |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.032 | 
     | clk__L2_I6/A                                  |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.033 | 
     | clk__L2_I6/Z                                  |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.093 | 
     | u_DataPath/u_exmemreg/controls_out_reg[10]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin u_DataPath/u_exmemreg/regfile_addr_out_
reg[0]/CK 
Endpoint:   u_DataPath/u_exmemreg/regfile_addr_out_reg[0]/D (v) checked with  
leading edge of 'clk'
Beginpoint: rst                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.103
  Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |            Net             |  Cell   | Delay | Arrival | Required | 
     |                                                 |       |                            |         |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+----------------------------+---------+-------+---------+----------| 
     | rst                                             |   ^   | rst                        |         |       |   0.000 |    0.020 | 
     | u_DataPath/u_exmemreg/U19/A                     |   ^   | rst                        | INV_X2  | 0.004 |   0.004 |    0.024 | 
     | u_DataPath/u_exmemreg/U19/ZN                    |   v   | u_DataPath/u_exmemreg/n147 | INV_X2  | 0.049 |   0.053 |    0.073 | 
     | u_DataPath/u_exmemreg/U146/A2                   |   v   | u_DataPath/u_exmemreg/n147 | AND2_X1 | 0.003 |   0.056 |    0.076 | 
     | u_DataPath/u_exmemreg/U146/ZN                   |   v   | u_DataPath/u_exmemreg/N143 | AND2_X1 | 0.046 |   0.103 |    0.123 | 
     | u_DataPath/u_exmemreg/regfile_addr_out_reg[0]/D |   v   | u_DataPath/u_exmemreg/N143 | DFF_X1  | 0.000 |   0.103 |    0.123 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                  |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |           |       |   0.000 |   -0.020 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.019 | 
     | clk__L1_I0/Z                                     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.032 | 
     | clk__L2_I6/A                                     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.034 | 
     | clk__L2_I6/Z                                     |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.093 | 
     | u_DataPath/u_exmemreg/regfile_addr_out_reg[0]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.115 |    0.095 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin u_DataPath/u_exmemreg/regfile_addr_out_
reg[2]/CK 
Endpoint:   u_DataPath/u_exmemreg/regfile_addr_out_reg[2]/D (v) checked with  
leading edge of 'clk'
Beginpoint: rst                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.123
  Arrival Time                  0.104
  Slack Time                   -0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |            Net             |  Cell   | Delay | Arrival | Required | 
     |                                                 |       |                            |         |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+----------------------------+---------+-------+---------+----------| 
     | rst                                             |   ^   | rst                        |         |       |   0.000 |    0.019 | 
     | u_DataPath/u_exmemreg/U19/A                     |   ^   | rst                        | INV_X2  | 0.004 |   0.004 |    0.024 | 
     | u_DataPath/u_exmemreg/U19/ZN                    |   v   | u_DataPath/u_exmemreg/n147 | INV_X2  | 0.049 |   0.053 |    0.072 | 
     | u_DataPath/u_exmemreg/U148/A2                   |   v   | u_DataPath/u_exmemreg/n147 | AND2_X1 | 0.004 |   0.057 |    0.077 | 
     | u_DataPath/u_exmemreg/U148/ZN                   |   v   | u_DataPath/u_exmemreg/N145 | AND2_X1 | 0.046 |   0.104 |    0.123 | 
     | u_DataPath/u_exmemreg/regfile_addr_out_reg[2]/D |   v   | u_DataPath/u_exmemreg/N145 | DFF_X1  | 0.000 |   0.104 |    0.123 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                  |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                              |   ^   | clk        |           |       |   0.000 |   -0.019 | 
     | clk__L1_I0/A                                     |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.019 | 
     | clk__L1_I0/Z                                     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.033 | 
     | clk__L2_I6/A                                     |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.034 | 
     | clk__L2_I6/Z                                     |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.094 | 
     | u_DataPath/u_exmemreg/regfile_addr_out_reg[2]/CK |   ^   | clk__L2_N6 | DFF_X1    | 0.002 |   0.116 |    0.096 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin u_DataPath/u_exmemreg/takeBranch_out_reg/
CK 
Endpoint:   u_DataPath/u_exmemreg/takeBranch_out_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: rst                                        (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.120
  Arrival Time                  0.100
  Slack Time                   -0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |            Net             |  Cell   | Delay | Arrival | Required | 
     |                                            |       |                            |         |       |  Time   |   Time   | 
     |--------------------------------------------+-------+----------------------------+---------+-------+---------+----------| 
     | rst                                        |   ^   | rst                        |         |       |   0.000 |    0.019 | 
     | u_DataPath/u_exmemreg/U19/A                |   ^   | rst                        | INV_X2  | 0.004 |   0.004 |    0.023 | 
     | u_DataPath/u_exmemreg/U19/ZN               |   v   | u_DataPath/u_exmemreg/n147 | INV_X2  | 0.049 |   0.053 |    0.072 | 
     | u_DataPath/u_exmemreg/U18/A2               |   v   | u_DataPath/u_exmemreg/n147 | AND2_X1 | 0.001 |   0.054 |    0.074 | 
     | u_DataPath/u_exmemreg/U18/ZN               |   v   | u_DataPath/u_exmemreg/N78  | AND2_X1 | 0.046 |   0.100 |    0.120 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/D |   v   | u_DataPath/u_exmemreg/N78  | DFF_X1  | 0.000 |   0.100 |    0.120 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |           |       |   0.000 |   -0.019 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |   -0.019 | 
     | clk__L1_I0/Z                                |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.033 | 
     | clk__L2_I7/A                                |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.035 | 
     | clk__L2_I7/Z                                |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.093 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/CK |   ^   | clk__L2_N7 | DFF_X1    | 0.001 |   0.113 |    0.094 | 
     +-----------------------------------------------------------------------------------------------------------+ 

