Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar  7 13:24:10 2025
| Host         : test-ryzen running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.298        0.000                      0                  102        0.175        0.000                      0                  102        9.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.298        0.000                      0                  102        0.175        0.000                      0                  102        9.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[0]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X38Y81         FDSE (Setup_fdse_C_S)       -0.524    24.817    inst_uart_tx/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[1]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X38Y81         FDSE (Setup_fdse_C_S)       -0.524    24.817    inst_uart_tx/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[2]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X38Y81         FDSE (Setup_fdse_C_S)       -0.524    24.817    inst_uart_tx/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.298ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[7]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X38Y81         FDSE (Setup_fdse_C_S)       -0.524    24.817    inst_uart_tx/shreg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.298    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[3]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X39Y81         FDSE (Setup_fdse_C_S)       -0.429    24.912    inst_uart_tx/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[4]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X39Y81         FDSE (Setup_fdse_C_S)       -0.429    24.912    inst_uart_tx/shreg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[5]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X39Y81         FDSE (Setup_fdse_C_S)       -0.429    24.912    inst_uart_tx/shreg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 24.985 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           1.007     7.886    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.010 r  inst_uart_tx/shreg[7]_i_2/O
                         net (fo=9, routed)           0.888     8.898    inst_uart_tx/shreg
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.022 r  inst_uart_tx/shreg[7]_i_1/O
                         net (fo=8, routed)           0.497     9.519    inst_uart_tx/shreg[7]_i_1_n_0
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555    24.985    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[6]/C
                         clock pessimism              0.391    25.376    
                         clock uncertainty           -0.035    25.341    
    SLICE_X39Y81         FDSE (Setup_fdse_C_S)       -0.429    24.912    inst_uart_tx/shreg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.986ns  (required time - arrival time)
  Source:                 inst_uart_tx/bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/tx_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.828ns (22.073%)  route 2.923ns (77.927%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 24.989 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  inst_uart_tx/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/bittimer_reg[0]/Q
                         net (fo=8, routed)           0.857     6.755    inst_uart_tx/bittimer_reg_n_0_[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.879 f  inst_uart_tx/shreg[7]_i_7/O
                         net (fo=6, routed)           0.828     7.706    inst_uart_tx/shreg[7]_i_7_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.830 r  inst_uart_tx/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.652     8.482    inst_uart_tx/FSM_sequential_state[0]_i_2_n_0
    SLICE_X41Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.606 r  inst_uart_tx/tx_o_i_1/O
                         net (fo=1, routed)           0.587     9.193    inst_uart_tx/tx_o_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  inst_uart_tx/tx_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559    24.989    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  inst_uart_tx/tx_o_reg/C
                         clock pessimism              0.431    25.420    
                         clock uncertainty           -0.035    25.385    
    SLICE_X41Y83         FDRE (Setup_fdre_C_CE)      -0.205    25.180    inst_uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                 15.986    

Slack (MET) :             16.176ns  (required time - arrival time)
  Source:                 inst_uart_rx/bittimer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_rx/bittimer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.462%)  route 2.499ns (76.538%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 24.983 - 20.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.727     5.434    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     5.952 f  inst_uart_rx/bittimer_reg[9]/Q
                         net (fo=8, routed)           1.022     6.974    inst_uart_rx/bittimer_reg_n_0_[9]
    SLICE_X38Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.098 f  inst_uart_rx/bittimer[10]_i_4__0/O
                         net (fo=1, routed)           0.850     7.949    inst_uart_rx/bittimer[10]_i_4__0_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.073 r  inst_uart_rx/bittimer[10]_i_1__0/O
                         net (fo=10, routed)          0.626     8.699    inst_uart_rx/bittimer[10]_i_1__0_n_0
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.553    24.983    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[6]/C
                         clock pessimism              0.451    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.524    24.875    inst_uart_rx/bittimer_reg[6]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 16.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_uart_tx/shreg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.531    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  inst_uart_tx/shreg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.782    inst_uart_tx/in7[2]
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.849     2.047    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y81         FDSE                                         r  inst_uart_tx/shreg_reg[2]/C
                         clock pessimism             -0.503     1.544    
    SLICE_X38Y81         FDSE (Hold_fdse_C_D)         0.063     1.607    inst_uart_tx/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_uart_rx/bittimer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_rx/bittimer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.578     1.528    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  inst_uart_rx/bittimer_reg[5]/Q
                         net (fo=8, routed)           0.162     1.831    inst_uart_rx/bittimer_reg_n_0_[5]
    SLICE_X38Y78         LUT5 (Prop_lut5_I2_O)        0.046     1.877 r  inst_uart_rx/bittimer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    inst_uart_rx/bittimer[7]_i_1__0_n_0
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.846     2.044    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[7]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.131     1.672    inst_uart_rx/bittimer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_uart_tx/bittimer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/bittimer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.799%)  route 0.183ns (49.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.536    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inst_uart_tx/bittimer_reg[1]/Q
                         net (fo=7, routed)           0.183     1.860    inst_uart_tx/bittimer_reg_n_0_[1]
    SLICE_X38Y85         LUT5 (Prop_lut5_I3_O)        0.048     1.908 r  inst_uart_tx/bittimer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    inst_uart_tx/bittimer[3]
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     2.051    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[3]/C
                         clock pessimism             -0.482     1.569    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.131     1.700    inst_uart_tx/bittimer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_uart_rx/bittimer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_rx/bittimer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.578     1.528    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  inst_uart_rx/bittimer_reg[5]/Q
                         net (fo=8, routed)           0.162     1.831    inst_uart_rx/bittimer_reg_n_0_[5]
    SLICE_X38Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.876 r  inst_uart_rx/bittimer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    inst_uart_rx/bittimer[6]_i_1__0_n_0
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.846     2.044    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[6]/C
                         clock pessimism             -0.503     1.541    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.120     1.661    inst_uart_rx/bittimer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_uart_tx/bittimer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/bittimer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.399%)  route 0.183ns (49.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.536    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inst_uart_tx/bittimer_reg[1]/Q
                         net (fo=7, routed)           0.183     1.860    inst_uart_tx/bittimer_reg_n_0_[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.905 r  inst_uart_tx/bittimer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    inst_uart_tx/bittimer[2]
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     2.051    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[2]/C
                         clock pessimism             -0.482     1.569    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.120     1.689    inst_uart_tx/bittimer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.530    clk_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.082     1.740    tx_start
    SLICE_X39Y80         LUT3 (Prop_lut3_I1_O)        0.099     1.839 r  tx_start_i_1/O
                         net (fo=1, routed)           0.000     1.839    tx_start_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     2.046    clk_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  tx_start_reg/C
                         clock pessimism             -0.516     1.530    
    SLICE_X39Y80         FDRE (Hold_fdre_C_D)         0.092     1.622    tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_uart_rx/bittimer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_rx/bittimer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.578     1.528    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.148     1.676 r  inst_uart_rx/bittimer_reg[7]/Q
                         net (fo=9, routed)           0.101     1.777    inst_uart_rx/bittimer_reg_n_0_[7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.098     1.875 r  inst_uart_rx/bittimer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    inst_uart_rx/bittimer[8]_i_1__0_n_0
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.846     2.044    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_uart_rx/bittimer_reg[8]/C
                         clock pessimism             -0.516     1.528    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.121     1.649    inst_uart_rx/bittimer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 inst_uart_tx/bittimer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/bittimer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.752%)  route 0.141ns (40.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.534    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  inst_uart_tx/bittimer_reg[2]/Q
                         net (fo=13, routed)          0.141     1.839    inst_uart_tx/bittimer_reg_n_0_[2]
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  inst_uart_tx/bittimer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    inst_uart_tx/bittimer[4]
    SLICE_X39Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     2.051    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[4]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091     1.638    inst_uart_tx/bittimer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 inst_uart_tx/bittimer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/bittimer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.582%)  route 0.142ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.534    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  inst_uart_tx/bittimer_reg[2]/Q
                         net (fo=13, routed)          0.142     1.840    inst_uart_tx/bittimer_reg_n_0_[2]
    SLICE_X39Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  inst_uart_tx/bittimer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.885    inst_uart_tx/bittimer[5]
    SLICE_X39Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     2.051    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  inst_uart_tx/bittimer_reg[5]/C
                         clock pessimism             -0.504     1.547    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.092     1.639    inst_uart_tx/bittimer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_uart_tx/shreg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart_tx/shreg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.531    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  inst_uart_tx/shreg_reg[6]/Q
                         net (fo=1, routed)           0.176     1.849    inst_uart_tx/in7[5]
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.849     2.047    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X39Y81         FDSE                                         r  inst_uart_tx/shreg_reg[5]/C
                         clock pessimism             -0.516     1.531    
    SLICE_X39Y81         FDSE (Hold_fdse_C_D)         0.070     1.601    inst_uart_tx/shreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y80   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y80   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y80   tx_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y79   inst_uart_rx/bitcntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y79   inst_uart_rx/bitcntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y79   inst_uart_rx/bitcntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y79   inst_uart_rx/bittimer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   tx_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   tx_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   tx_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y80   tx_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y79   inst_uart_rx/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_uart_tx/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.847ns  (logic 3.999ns (68.388%)  route 1.848ns (31.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.735     5.442    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  inst_uart_tx/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  inst_uart_tx/tx_o_reg/Q
                         net (fo=1, routed)           1.848     7.747    tx_o_OBUF
    K19                  OBUF (Prop_obuf_I_O)         3.543    11.290 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.290    tx_o
    K19                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_uart_tx/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.385ns (77.392%)  route 0.404ns (22.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.535    inst_uart_tx/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  inst_uart_tx/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inst_uart_tx/tx_o_reg/Q
                         net (fo=1, routed)           0.404     2.081    tx_o_OBUF
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.324 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.324    tx_o
    K19                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 2.123ns (44.599%)  route 2.637ns (55.401%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           1.148     2.639    inst_uart_rx/D[0]
    SLICE_X40Y79         LUT3 (Prop_lut3_I2_O)        0.153     2.792 r  inst_uart_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.674     3.467    inst_uart_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.327     3.794 r  inst_uart_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.814     4.608    inst_uart_rx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.152     4.760 r  inst_uart_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.760    inst_uart_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     4.984    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 2.095ns (44.271%)  route 2.637ns (55.729%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           1.148     2.639    inst_uart_rx/D[0]
    SLICE_X40Y79         LUT3 (Prop_lut3_I2_O)        0.153     2.792 r  inst_uart_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.674     3.467    inst_uart_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.327     3.794 r  inst_uart_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.814     4.608    inst_uart_rx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.732 r  inst_uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.732    inst_uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     4.984    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.687ns  (logic 1.491ns (55.489%)  route 1.196ns (44.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           1.196     2.687    inst_uart_rx/D[0]
    SLICE_X40Y80         FDRE                                         r  inst_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555     4.985    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  inst_uart_rx/shreg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.259ns (35.499%)  route 0.470ns (64.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           0.470     0.729    inst_uart_rx/D[0]
    SLICE_X40Y80         FDRE                                         r  inst_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     2.048    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  inst_uart_rx/shreg_reg[7]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.458ns (32.625%)  route 0.945ns (67.375%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.697    inst_uart_rx/D[0]
    SLICE_X40Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.742 r  inst_uart_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.226     0.968    inst_uart_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.110     1.078 r  inst_uart_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.280     1.359    inst_uart_rx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.044     1.403 r  inst_uart_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.403    inst_uart_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.847     2.045    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            inst_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.459ns (32.673%)  route 0.945ns (67.327%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    J19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           0.438     0.697    inst_uart_rx/D[0]
    SLICE_X40Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.742 r  inst_uart_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.226     0.968    inst_uart_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.110     1.078 r  inst_uart_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.280     1.359    inst_uart_rx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.404 r  inst_uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.404    inst_uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.847     2.045    inst_uart_rx/clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  inst_uart_rx/FSM_sequential_state_reg[0]/C





