<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="EDA322_processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="EDA322_processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="EDA322_processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="EDA322_processor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="EDA322_processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="EDA322_processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="EDA322_processor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="EDA322_processor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="EDA322_processor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="EDA322_processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EDA322_processor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="EDA322_processor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="EDA322_processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="EDA322_processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="EDA322_processor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="EDA322_processor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="EDA322_processor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="EDA322_processor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="EDA322_processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EDA322_processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="EDA322_processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="EDA322_processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="EDA322_processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="EDA322_processor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="EDA322_processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="EDA322_processor_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EDA322_processor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EDA322_processor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="EDA322_processor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="EDA322_processor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EDA322_processor_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="EDA322_processor_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="EDA322_processor_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EDA322_processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="EDA322_processor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="EDA322_processor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EDA322_processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/EDA322_processor_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/EDA322_processor_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/EDA322_processor_map.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="385496044270021053" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8420128091294170068" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3185108531028031169" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295949" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1528923783765005494" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295957" xil_pn:in_ck="2875080251284980419" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1550663144413865279" xil_pn:start_ts="1488295949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EDA322_processor.lso"/>
      <outfile xil_pn:name="EDA322_processor.ngc"/>
      <outfile xil_pn:name="EDA322_processor.ngr"/>
      <outfile xil_pn:name="EDA322_processor.prj"/>
      <outfile xil_pn:name="EDA322_processor.stx"/>
      <outfile xil_pn:name="EDA322_processor.syr"/>
      <outfile xil_pn:name="EDA322_processor.xst"/>
      <outfile xil_pn:name="EDA322_processor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1488295961" xil_pn:in_ck="-2226025892777605204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6439059727323545748" xil_pn:start_ts="1488295961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488295966" xil_pn:in_ck="3975584781975634194" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2394947580868996215" xil_pn:start_ts="1488295961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EDA322_processor.bld"/>
      <outfile xil_pn:name="EDA322_processor.ngd"/>
      <outfile xil_pn:name="EDA322_processor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1488295991" xil_pn:in_ck="-147268449965950061" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="724019135630631567" xil_pn:start_ts="1488295966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EDA322_processor.pcf"/>
      <outfile xil_pn:name="EDA322_processor_map.map"/>
      <outfile xil_pn:name="EDA322_processor_map.mrp"/>
      <outfile xil_pn:name="EDA322_processor_map.ncd"/>
      <outfile xil_pn:name="EDA322_processor_map.ngm"/>
      <outfile xil_pn:name="EDA322_processor_map.psr"/>
      <outfile xil_pn:name="EDA322_processor_map.xrpt"/>
      <outfile xil_pn:name="EDA322_processor_summary.xml"/>
      <outfile xil_pn:name="EDA322_processor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1488296023" xil_pn:in_ck="2574030235365597356" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1488295991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EDA322_processor.ncd"/>
      <outfile xil_pn:name="EDA322_processor.pad"/>
      <outfile xil_pn:name="EDA322_processor.par"/>
      <outfile xil_pn:name="EDA322_processor.ptwx"/>
      <outfile xil_pn:name="EDA322_processor.unroutes"/>
      <outfile xil_pn:name="EDA322_processor.xpi"/>
      <outfile xil_pn:name="EDA322_processor_pad.csv"/>
      <outfile xil_pn:name="EDA322_processor_pad.txt"/>
      <outfile xil_pn:name="EDA322_processor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1488292992" xil_pn:in_ck="-2226025892777612829" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1488292992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1488296023" xil_pn:in_ck="9113780028746174735" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1488296018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EDA322_processor.twr"/>
      <outfile xil_pn:name="EDA322_processor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1487678530" xil_pn:in_ck="4244857867788408064" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="574867642005211879" xil_pn:start_ts="1487678525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/EDA322_processor_map.nlf"/>
      <outfile xil_pn:name="netgen/map/EDA322_processor_map.sdf"/>
      <outfile xil_pn:name="netgen/map/EDA322_processor_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1487682965" xil_pn:in_ck="2574030235365597356" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791353" xil_pn:start_ts="1487682960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EDA322_processor_preroute.twr"/>
      <outfile xil_pn:name="EDA322_processor_preroute.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1488294519" xil_pn:in_ck="-147268449965950061" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1488294519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
