Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  4 15:38:26 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopTopLevel_timing_summary_routed.rpt -pb TopTopLevel_timing_summary_routed.pb -rpx TopTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopTopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13361 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92897 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.404        0.000                      0                   47        0.249        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.404        0.000                      0                   47        0.249        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 CD/ClkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.676ns (14.728%)  route 3.914ns (85.271%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.203    CD/Clk_IBUF_BUFG
    SLICE_X61Y129        FDRE                                         r  CD/ClkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.456     5.659 r  CD/ClkOut_reg/Q
                         net (fo=1, routed)           1.649     7.308    CD/Clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.404 r  CD/Clk_BUFG_inst/O
                         net (fo=13362, routed)       2.265     9.669    CD/Clk_BUFG
    SLICE_X61Y129        LUT3 (Prop_lut3_I2_O)        0.124     9.793 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     9.793    CD/ClkOut_i_1_n_0
    SLICE_X61Y129        FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.482    14.904    CD/Clk_IBUF_BUFG
    SLICE_X61Y129        FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism              0.299    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.029    15.197    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.606%)  route 3.395ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.237     9.309    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y129        LUT3 (Prop_lut3_I1_O)        0.124     9.433 r  CD/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.433    CD/DivCnt_0[2]
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.482    14.904    CD/Clk_IBUF_BUFG
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[2]/C
                         clock pessimism              0.276    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.031    15.176    CD/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.856ns (20.130%)  route 3.396ns (79.870%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.238     9.310    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y129        LUT3 (Prop_lut3_I1_O)        0.152     9.462 r  CD/DivCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.462    CD/DivCnt_0[1]
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.482    14.904    CD/Clk_IBUF_BUFG
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[1]/C
                         clock pessimism              0.276    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.075    15.220    CD/DivCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.856ns (20.135%)  route 3.395ns (79.865%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.237     9.309    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y129        LUT3 (Prop_lut3_I1_O)        0.152     9.461 r  CD/DivCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.461    CD/DivCnt_0[3]
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.482    14.904    CD/Clk_IBUF_BUFG
    SLICE_X61Y129        FDRE                                         r  CD/DivCnt_reg[3]/C
                         clock pessimism              0.276    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.075    15.220    CD/DivCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.294%)  route 3.252ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.093     9.165    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.124     9.289 r  CD/DivCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.289    CD/DivCnt_0[10]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[10]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.029    15.175    CD/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.294%)  route 3.252ns (79.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.093     9.165    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.124     9.289 r  CD/DivCnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.289    CD/DivCnt_0[8]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[8]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.031    15.177    CD/DivCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.828ns (20.299%)  route 3.251ns (79.701%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.092     9.164    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  CD/DivCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.288    CD/DivCnt_0[11]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[11]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.031    15.177    CD/DivCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.858ns (20.876%)  route 3.252ns (79.124%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.093     9.165    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.154     9.319 r  CD/DivCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.319    CD/DivCnt_0[9]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[9]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.075    15.221    CD/DivCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.856ns (20.837%)  route 3.252ns (79.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.093     9.165    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.152     9.317 r  CD/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.317    CD/DivCnt_0[20]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[20]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.075    15.221    CD/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.856ns (20.842%)  route 3.251ns (79.158%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.607     5.209    CD/Clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  CD/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  CD/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.812     6.478    CD/DivCnt[16]
    SLICE_X61Y133        LUT4 (Prop_lut4_I1_O)        0.124     6.602 r  CD/DivCnt[25]_i_3/O
                         net (fo=1, routed)           1.346     7.948    CD/DivCnt[25]_i_3_n_0
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.092     9.164    CD/DivCnt[25]_i_2_n_0
    SLICE_X61Y131        LUT3 (Prop_lut3_I1_O)        0.152     9.316 r  CD/DivCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.316    CD/DivCnt_0[12]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.483    14.905    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[12]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)        0.075    15.221    CD/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.187%)  route 0.181ns (48.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    CD/Clk_IBUF_BUFG
    SLICE_X61Y130        FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.181     1.794    CD/DivCnt[0]
    SLICE_X61Y131        LUT3 (Prop_lut3_I0_O)        0.049     1.843 r  CD/DivCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.843    CD/DivCnt_0[12]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.987    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[12]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y131        FDRE (Hold_fdre_C_D)         0.107     1.593    CD/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.656%)  route 0.181ns (49.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    CD/Clk_IBUF_BUFG
    SLICE_X61Y130        FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y130        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.181     1.794    CD/DivCnt[0]
    SLICE_X61Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  CD/DivCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.839    CD/DivCnt_0[11]
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.987    CD/Clk_IBUF_BUFG
    SLICE_X61Y131        FDRE                                         r  CD/DivCnt_reg[11]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y131        FDRE (Hold_fdre_C_D)         0.092     1.578    CD/DivCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.734    TDD/cnt_reg_n_0_[6]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  TDD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    TDD/cnt_reg[4]_i_1_n_5
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X44Y121        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.734    TDD/cnt_reg_n_0_[10]
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.984    TDD/Clk
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.550     1.469    TDD/Clk
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.732    TDD/cnt_reg_n_0_[14]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  TDD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    TDD/cnt_reg[12]_i_1_n_5
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.817     1.982    TDD/Clk
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[14]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X44Y123        FDRE (Hold_fdre_C_D)         0.105     1.574    TDD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.734    TDD/cnt_reg_n_0_[6]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.878 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.820     1.985    TDD/Clk
    SLICE_X44Y121        FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X44Y121        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.471    TDD/Clk
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.734    TDD/cnt_reg_n_0_[10]
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.878 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.984    TDD/Clk
    SLICE_X44Y122        FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X44Y122        FDRE (Hold_fdre_C_D)         0.105     1.576    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.550     1.469    TDD/Clk
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.732    TDD/cnt_reg_n_0_[14]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.817     1.982    TDD/Clk
    SLICE_X44Y123        FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X44Y123        FDRE (Hold_fdre_C_D)         0.105     1.574    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.465%)  route 0.158ns (38.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.549     1.468    TDD/Clk
    SLICE_X44Y124        FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  TDD/cnt_reg[18]/Q
                         net (fo=17, routed)          0.158     1.767    TDD/sel0[1]
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  TDD/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    TDD/cnt_reg[16]_i_1_n_5
    SLICE_X44Y124        FDRE                                         r  TDD/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.816     1.981    TDD/Clk
    SLICE_X44Y124        FDRE                                         r  TDD/cnt_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X44Y124        FDRE (Hold_fdre_C_D)         0.105     1.573    TDD/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.472    TDD/Clk
    SLICE_X44Y120        FDRE                                         r  TDD/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 f  TDD/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.786    TDD/cnt_reg_n_0_[0]
    SLICE_X44Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  TDD/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.831    TDD/cnt[0]_i_2_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  TDD/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    TDD/cnt_reg[0]_i_1_n_7
    SLICE_X44Y120        FDRE                                         r  TDD/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.986    TDD/Clk
    SLICE_X44Y120        FDRE                                         r  TDD/cnt_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)         0.105     1.577    TDD/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y129   CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y130   CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y131   CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y131   CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y131   CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y133   CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y132   CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y132   CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y134   CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y131   CD/DivCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y134   CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y134   CD/DivCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y122   TDD/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y122   TDD/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y132   CD/DivCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y132   CD/DivCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y132   CD/DivCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y132   CD/DivCnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y121   TDD/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y121   TDD/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y121   TDD/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y121   TDD/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y129   CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y129   CD/ClkOut_reg/C



