Running: D:\win7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/test_isim_beh.exe -prj D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/half_addr.v" into library work
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/full_addr.v" into library work
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/dff.v" into library work
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/adder_struct.v" into library work
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/accumulator.v" into library work
Analyzing Verilog file "D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/test.v" into library work
Analyzing Verilog file "D:/win7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_addr
Compiling module full_addr
Compiling module adder_struct
Compiling module dff
Compiling module accumulator
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable D:/Desktop/COA LAB/VERILOG ASSIGN-3/ISE Project/Accumulator/test_isim_beh.exe
Fuse Memory Usage: 28028 KB
Fuse CPU Usage: 796 ms
