{"counter-bit":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["text",[-289,-238,0],{"text":"Cascadeable single-bit counter"}],["gates:dreg",[-96,-72,0]],["port",[-224,-80,0],{"signal":"Din"}],["gates:mux2",[-152,-80,0]],["port",[-224,-48,0],{"signal":"LE"}],["port",[-8,-72,2],{"signal":"Dout"}],["port",[-224,-32,0],{"signal":"CLK"}],["wire",[-96,-32,0,0,-24]],["text",[-273,-202,0],{"text":"LE=1: Loads Din"}],["text",[-281,-214,0],{"text":"On each active (positive) CLK transition"}],["text",[-273,-190,0],{"text":"LE=0: Counts:"}],["gates:xor2",[-208,-120,0]],["wire",[-56,-152,0,0,80]],["wire",[-96,-72,0,-40,0]],["wire",[-224,-48,0,80,0]],["wire",[-224,-80,0,72,0]],["wire",[-160,-112,0,0,48]],["wire",[-160,-64,0,8,0]],["wire",[-56,-152,0,-152,0]],["wire",[-208,-152,0,0,32]],["port",[-224,-104,0],{"signal":"Cin"}],["wire",[-224,-104,0,16,0]],["text",[-264,-176,0],{"text":"Q' = Q xor Cin"}],["text",[-264,-166,0],{"text":"Cout = Q' and Cin"}],["wire",[-96,-32,0,-128,0]],["gates:and2",[-56,-16,0]],["port",[-8,-8,2],{"signal":"Cout"}],["port",[-56,0,0],{"signal":"Cin"}],["wire",[-8,-72,0,-48,0]],["wire",[-56,-72,0,0,56]]],"icon":[["line",[-48,-32,0,64,0]],["line",[16,-32,0,0,40]],["line",[16,8,0,-64,0]],["line",[-48,8,0,0,-40]],["line",[-48,-4,0,8,4]],["line",[-40,0,0,-8,4]],["terminal",[-56,0,0],{"name":"CLK"}],["terminal",[24,-16,2],{"name":"Cin"}],["terminal",[-56,-16,0],{"name":"Cout"}],["terminal",[-56,-24,0],{"name":"LE"}],["terminal",[-16,-40,1],{"name":"Din"}],["terminal",[-16,16,3],{"name":"Dout"}],["text",[-46,-24,0],{"text":"LE"}],["text",[-46,-16,0],{"text":"Cout"}],["text",[14,-16,2],{"text":"Cin"}],["text",[-16,-30,0],{"text":"Din","align":"top-center"}],["text",[-16,6,0],{"text":"Dout","align":"bottom-center"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs CLK LE Cin Din\n.group outputs Dout Cout\n\n.mode gate\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n//         D C\n// C   C D o o\n// L L i i u u\n// K E n n t t\n\n// first, clear its state\n   0 1 0 0 - -\n   1 1 0 0 L L\n\n\n// Next, count with Cin=0\n   0 0 0 0 L L\n   1 0 0 0 L L\n\n// Count with Cin=1 (should go to 1):\n   0 0 1 0 L L\n\n// Cin=1, Dout=1 should give Cout=1:\n   1 0 1 0 H H\n//   0 0 1 0 H H\n\n// Just changing Cin to 0 should cause Cout=0:\n   0 0 0 0 H L\n\n// Finally, try loading 0 then 1:\n\n   0 1 0 0 H L\n   1 1 0 0 L L\n   0 1 0 1 L L\n   1 1 0 1 H L\n   0 0 0 0 H L\n   \n\n.plot CLK LE Cin Din\n.plot Cout Dout\n\n"]]},"counter4":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["notes:counter-bit",[-168,-72,0]],["notes:counter-bit",[-80,-72,0]],["wire",[-136,-88,0,-8,0]],["notes:counter-bit",[8,-72,0]],["wire",[-48,-88,0,-8,0]],["notes:counter-bit",[96,-72,0]],["wire",[40,-88,0,-8,0]],["port",[-224,0,0],{"signal":"CLK"}],["wire",[-224,-72,0,0,72]],["wire",[40,0,0,0,-72]],["wire",[-48,-72,0,0,72]],["wire",[40,0,0,-88,0]],["wire",[-136,-72,0,0,72]],["wire",[-224,0,0,88,0]],["wire",[-48,0,0,-88,0]],["port",[-184,-56,3],{"signal":"Q[3]"}],["port",[-96,-56,3],{"signal":"Q[2]"}],["port",[-8,-56,3],{"signal":"Q[1]"}],["port",[80,-56,3],{"signal":"Q[0]"}],["port",[120,-88,2],{"signal":"Cin"}],["port",[-224,-88,0],{"signal":"Cout"}],["port",[-224,-136,0],{"signal":"Reset"}],["wire",[-224,-136,0,0,40]],["wire",[40,-136,0,0,40]],["wire",[-48,-96,0,0,-40]],["wire",[40,-136,0,-88,0]],["wire",[-136,-96,0,0,-40]],["wire",[-224,-136,0,88,0]],["wire",[-48,-136,0,-88,0]],["notes:ZERO",[-192,-104,1]],["notes:ZERO",[-104,-104,1]],["notes:ZERO",[-16,-104,1]],["notes:ZERO",[72,-104,1]]],"icon":[["line",[-56,-32,0,112,0]],["line",[56,-32,0,0,48]],["line",[56,16,0,-112,0]],["line",[-56,16,0,0,-48]],["terminal",[-64,8,0],{"name":"CLK"}],["line",[-56,4,0,8,4]],["line",[-48,8,0,-8,4]],["terminal",[-64,-24,0],{"name":"Reset"}],["terminal",[0,24,3],{"name":"Q[3:0]"}],["terminal",[-64,-8,0],{"name":"Cout"}],["terminal",[64,-8,2],{"name":"Cin"}],["text",[55,-8,0],{"text":"Cin","align":"center-right"}],["text",[-54,-8,0],{"text":"Cout"}],["text",[-54,-24,0],{"text":"Reset"}],["text",[0,15,0],{"text":"Q[3:0]","align":"bottom-center"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs  Reset Cin\n.group outputs Q[3:0] Cout\n\n.mode gate\n\n// Don't like this, due to asymmetric clock duty cycle:\n//.cycle CLK=0 assert inputs tran 9n sample outputs CLK=1 tran 1n\n\n// This has symmetric clock, but allows only half cycle with valid inputs\n//.cycle assert inputs CLK=0 tran 5n sample outputs CLK=1 tran 5n\n\n// cjt suggestion:\n//.cycle CLK=0 tran 0.5ns CLK=1 tran 0.5ns assert inputs tran 4.5ns CLK=0 tran 4.5ns sample outputs\n\n// oops, Jade likes \"n\", not \"ns\":\n//.cycle CLK=0 tran 0.5n CLK=1 tran 0.5n assert inputs tran 4.5n CLK=0 tran 4.5n sample outputs\n\n// That always fails last test.  Try:\n.cycle CLK=0 tran 0.5n CLK=1 tran 0.5n assert inputs tran 4.5n CLK=0 tran 4n sample outputs tran 0.5n\n\n// R\n// E        C\n// S C      o\n// E i      u\n// T n QQQQ t\n\n// first, clear:\n   1 0 0000 0\n\n// then do some counting\n   0 1 LLLL L\n   0 1 LLLH L\n   0 1 LLHL L\n   0 1 LLHH L\n   0 1 LHLL L\n   0 1 LHLH L\n   0 1 LHHL L\n   0 1 LHHH L\n   0 1 HLLL L\n   0 1 HLLH L\n   0 1 HLHL L\n   0 1 HLHH L\n   0 1 HHLL L\n   0 1 HHLH L\n   0 1 HHHL L\n   0 1 HHHH H\n\n// wrap around to zero:\n   0 1 LLLL L\n\n\n.plot CLK Reset Cin\n.plot Q[3:0], Cout\n\n"]]},"ZERO":{"properties":{},"schematic":[["port",[-40,-32,0],{"signal":"Z"}],["ground",[-32,-32,0]],["jumper",[-40,-32,0]]],"icon":[["terminal",[-8,-8,0],{"name":"Z"}],["text",[-18,-8,0],{"text":"0"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group outputs Z\n.cycle tran 1n sample outputs tran 1n\n1\n\n.plot Z\n\n"]]},"ONE":{"properties":{"tran_tstop":"1"},"schematic":[["port",[-48,-32,0],{"signal":"Z"}],["vdd",[-40,-32,0]],["jumper",[-48,-32,0]]],"icon":[["terminal",[-8,-8,0],{"name":"Z"}],["text",[-19,-8,0],{"text":"1"}]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n// Vol, Voh set voltages generated for input signals\n// Vil, Vih set voltage thresholds for determining logic values\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group outputs Z\n.cycle tran 1n sample outputs tran 1n\n1\n\n.plot Z\n"]]},"notes-counter-bit":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"test":[["test",""]]}}