<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\verilog\Test_SD\src\sdtest.v<br>
C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_file_reader.v<br>
C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_reader.v<br>
C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sdcmd_ctrl.v<br>
C:\verilog\Test_SD\src\gowin_rpll\gowin_rpll.v<br>
C:\verilog\Test_SD\src\gowin_clkdiv\gowin_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 08 13:43:23 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>File</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.937s, Elapsed time = 0h 0m 0.918s, Peak memory usage = 242.906MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.232s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.076s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.315s, Peak memory usage = 242.906MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.121s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 242.906MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.342s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 242.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.29s, Peak memory usage = 242.906MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.233s, Peak memory usage = 242.906MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 242.906MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>195</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>224</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>705</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1970</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>203</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>624</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1143</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>350</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>350</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2334(1984 LUTs, 350 ALUs) / 8640</td>
<td>28%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1144 / 6693</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1144 / 6693</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.582</td>
<td>94.5</td>
<td>0.000</td>
<td>5.291</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.2</td>
<td>0.000</td>
<td>10.582</td>
<td>your_instance_name1/rpll_inst/CLKOUT</td>
<td>your_instance_name1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>47.2(MHz)</td>
<td>49.4(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/longno_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/longno_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>sd_file_reader_i/longno_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n19410_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27904_s2/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>8.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>9.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/add_18723_s3/A1[3]</td>
</tr>
<tr>
<td>12.104</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/add_18723_s3/DOUT[6]</td>
</tr>
<tr>
<td>12.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27484_s6/I1</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>14.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>16.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27483_s2/I2</td>
</tr>
<tr>
<td>18.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27483_s2/F</td>
</tr>
<tr>
<td>18.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27483_s1/I1</td>
</tr>
<tr>
<td>20.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27483_s1/F</td>
</tr>
<tr>
<td>20.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.528</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.891</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_0_s0/CLK</td>
</tr>
<tr>
<td>21.491</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.173, 61.383%; route: 7.200, 36.306%; tC2Q: 0.458, 2.311%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/longno_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/longno_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>sd_file_reader_i/longno_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n19410_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27904_s2/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>8.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>9.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/add_18723_s3/A1[3]</td>
</tr>
<tr>
<td>12.104</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/add_18723_s3/DOUT[6]</td>
</tr>
<tr>
<td>12.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27484_s6/I1</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>14.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>16.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27482_s2/I2</td>
</tr>
<tr>
<td>18.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27482_s2/F</td>
</tr>
<tr>
<td>18.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27482_s1/I1</td>
</tr>
<tr>
<td>20.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27482_s1/F</td>
</tr>
<tr>
<td>20.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.528</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.891</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_1_s0/CLK</td>
</tr>
<tr>
<td>21.491</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.173, 61.383%; route: 7.200, 36.306%; tC2Q: 0.458, 2.311%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/longno_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/longno_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>sd_file_reader_i/longno_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n19410_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27904_s2/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>8.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>9.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/add_18723_s3/A1[3]</td>
</tr>
<tr>
<td>12.104</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/add_18723_s3/DOUT[6]</td>
</tr>
<tr>
<td>12.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27484_s6/I1</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>14.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>16.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27481_s2/I2</td>
</tr>
<tr>
<td>18.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27481_s2/F</td>
</tr>
<tr>
<td>18.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27481_s1/I1</td>
</tr>
<tr>
<td>20.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27481_s1/F</td>
</tr>
<tr>
<td>20.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.528</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.891</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_2_s0/CLK</td>
</tr>
<tr>
<td>21.491</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.173, 61.383%; route: 7.200, 36.306%; tC2Q: 0.458, 2.311%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/longno_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/longno_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>sd_file_reader_i/longno_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n19410_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27904_s2/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>8.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>9.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/add_18723_s3/A1[3]</td>
</tr>
<tr>
<td>12.104</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/add_18723_s3/DOUT[6]</td>
</tr>
<tr>
<td>12.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27484_s6/I1</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>14.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>16.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27480_s2/I2</td>
</tr>
<tr>
<td>18.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27480_s2/F</td>
</tr>
<tr>
<td>18.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27480_s1/I1</td>
</tr>
<tr>
<td>20.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27480_s1/F</td>
</tr>
<tr>
<td>20.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.528</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.891</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_3_s0/CLK</td>
</tr>
<tr>
<td>21.491</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.173, 61.383%; route: 7.200, 36.306%; tC2Q: 0.458, 2.311%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_file_reader_i/longno_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_file_reader_i/file_name[9]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/longno_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>sd_file_reader_i/longno_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/I1</td>
</tr>
<tr>
<td>2.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s8/F</td>
</tr>
<tr>
<td>3.244</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/I1</td>
</tr>
<tr>
<td>4.343</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s3/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n19410_s2/I0</td>
</tr>
<tr>
<td>5.855</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n19410_s2/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27904_s2/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>sd_file_reader_i/n27904_s2/F</td>
</tr>
<tr>
<td>7.847</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20423_s4/I2</td>
</tr>
<tr>
<td>8.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>sd_file_reader_i/n20423_s4/F</td>
</tr>
<tr>
<td>9.149</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20421_s6/I3</td>
</tr>
<tr>
<td>9.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n20421_s6/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n20420_s4/F</td>
</tr>
<tr>
<td>11.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/add_18723_s3/A1[3]</td>
</tr>
<tr>
<td>12.104</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/add_18723_s3/DOUT[6]</td>
</tr>
<tr>
<td>12.584</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27484_s6/I1</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>sd_file_reader_i/n27484_s6/F</td>
</tr>
<tr>
<td>14.163</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27468_s11/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>sd_file_reader_i/n27468_s11/F</td>
</tr>
<tr>
<td>15.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/I2</td>
</tr>
<tr>
<td>16.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s7/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27476_s8/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>sd_file_reader_i/n27476_s8/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27479_s2/I2</td>
</tr>
<tr>
<td>18.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27479_s2/F</td>
</tr>
<tr>
<td>18.979</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27479_s1/I1</td>
</tr>
<tr>
<td>20.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/n27479_s1/F</td>
</tr>
<tr>
<td>20.558</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.528</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.891</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_4_s0/CLK</td>
</tr>
<tr>
<td>21.491</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sd_file_reader_i/file_name[9]_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.173, 61.383%; route: 7.200, 36.306%; tC2Q: 0.458, 2.311%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
