	component switchesqsys is
		port (
			clk_clk                 : in  std_logic                    := 'X';             -- clk
			reset_reset_n           : in  std_logic                    := 'X';             -- reset_n
			switches_export         : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			leds_export             : out std_logic_vector(7 downto 0);                    -- export
			readytodownload1_export : in  std_logic                    := 'X';             -- export
			outsignal_export        : out std_logic_vector(1 downto 0);                    -- export
			curbyte1_export         : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			readytodownload2_export : in  std_logic                    := 'X';             -- export
			curbyte2_export         : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			stroberead1_export      : in  std_logic                    := 'X';             -- export
			stroberead2_export      : in  std_logic                    := 'X'              -- export
		);
	end component switchesqsys;

