

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Fri May 10 16:31:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        7|        7|         2|          1|          1|     7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1079|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|       0|     530|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     535|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|     535|    1708|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U44       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U45       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U46       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U47       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U48       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U49       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  28|  0| 530|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_550_p2       |         +|   0|  0|  12|           4|           2|
    |arr_21_fu_476_p2         |         +|   0|  0|  71|          64|          64|
    |arr_22_fu_642_p2         |         +|   0|  0|  71|          64|          64|
    |arr_23_fu_699_p2         |         +|   0|  0|  71|          64|          64|
    |arr_24_fu_755_p2         |         +|   0|  0|  71|          64|          64|
    |arr_25_fu_819_p2         |         +|   0|  0|  71|          64|          64|
    |arr_26_fu_870_p2         |         +|   0|  0|  71|          64|          64|
    |arr_fu_431_p2            |         +|   0|  0|  71|          64|          64|
    |empty_fu_358_p2          |         +|   0|  0|  12|           4|           4|
    |sub_ln35_12_fu_486_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln35_13_fu_502_p2    |         -|   0|  0|  10|           3|           3|
    |sub_ln35_1_fu_764_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln35_fu_522_p2       |         -|   0|  0|  12|           4|           4|
    |tmp_6_fu_834_p17         |         -|   0|  0|  12|           4|           4|
    |and_ln50_1_fu_470_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_2_fu_636_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_3_fu_693_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_4_fu_749_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_5_fu_813_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln50_fu_425_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln37_fu_346_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln50_1_fu_492_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln50_2_fu_512_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln50_3_fu_538_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln50_4_fu_544_p2    |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln50_fu_456_p2      |      icmp|   0|  0|  12|           4|           3|
    |select_ln50_1_fu_417_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_2_fu_437_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln50_3_fu_462_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_4_fu_629_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_5_fu_686_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_6_fu_742_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_7_fu_806_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln50_fu_445_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1079|         889|         922|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |arr_14_fu_100            |   9|          2|   64|        128|
    |arr_15_fu_104            |   9|          2|   64|        128|
    |arr_16_fu_108            |   9|          2|   64|        128|
    |arr_17_fu_112            |   9|          2|   64|        128|
    |arr_18_fu_116            |   9|          2|   64|        128|
    |arr_19_fu_120            |   9|          2|   64|        128|
    |arr_20_fu_124            |   9|          2|   64|        128|
    |i_2_fu_128               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  455|        910|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |arr_14_fu_100            |  64|   0|   64|          0|
    |arr_15_fu_104            |  64|   0|   64|          0|
    |arr_16_fu_108            |  64|   0|   64|          0|
    |arr_17_fu_112            |  64|   0|   64|          0|
    |arr_18_fu_116            |  64|   0|   64|          0|
    |arr_19_fu_120            |  64|   0|   64|          0|
    |arr_20_fu_124            |  64|   0|   64|          0|
    |conv36_cast_reg_1082     |  32|   0|   64|         32|
    |i_2_fu_128               |   4|   0|    4|          0|
    |icmp_ln50_1_reg_1104     |   1|   0|    1|          0|
    |icmp_ln50_2_reg_1114     |   1|   0|    1|          0|
    |icmp_ln50_3_reg_1125     |   1|   0|    1|          0|
    |icmp_ln50_4_reg_1131     |   1|   0|    1|          0|
    |sext_ln50_1_reg_1109     |   4|   0|    4|          0|
    |sub_ln35_12_reg_1099     |   3|   0|    3|          0|
    |sub_ln35_reg_1119        |   4|   0|    4|          0|
    |zext_ln50_reg_1090       |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 535|   0|  599|         64|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_37_1|  return value|
|arg1_r_9_reload      |   in|   32|     ap_none|                arg1_r_9_reload|        scalar|
|arg1_r_10_reload     |   in|   32|     ap_none|               arg1_r_10_reload|        scalar|
|arg1_r_11_reload     |   in|   32|     ap_none|               arg1_r_11_reload|        scalar|
|arg1_r_12_reload     |   in|   32|     ap_none|               arg1_r_12_reload|        scalar|
|arg1_r_13_reload     |   in|   32|     ap_none|               arg1_r_13_reload|        scalar|
|arg1_r_14_reload     |   in|   32|     ap_none|               arg1_r_14_reload|        scalar|
|arg1_r_15_reload     |   in|   32|     ap_none|               arg1_r_15_reload|        scalar|
|conv36               |   in|   32|     ap_none|                         conv36|        scalar|
|arg2_r_14_reload     |   in|   32|     ap_none|               arg2_r_14_reload|        scalar|
|arg2_r_15_reload     |   in|   32|     ap_none|               arg2_r_15_reload|        scalar|
|arg2_r_13_reload     |   in|   32|     ap_none|               arg2_r_13_reload|        scalar|
|arg2_r_12_reload     |   in|   32|     ap_none|               arg2_r_12_reload|        scalar|
|arg2_r_11_reload     |   in|   32|     ap_none|               arg2_r_11_reload|        scalar|
|arg2_r_10_reload     |   in|   32|     ap_none|               arg2_r_10_reload|        scalar|
|arg2_r_9_reload      |   in|   32|     ap_none|                arg2_r_9_reload|        scalar|
|add_6212_out         |  out|   64|      ap_vld|                   add_6212_out|       pointer|
|add_6212_out_ap_vld  |  out|    1|      ap_vld|                   add_6212_out|       pointer|
|add_5211_out         |  out|   64|      ap_vld|                   add_5211_out|       pointer|
|add_5211_out_ap_vld  |  out|    1|      ap_vld|                   add_5211_out|       pointer|
|add_4210_out         |  out|   64|      ap_vld|                   add_4210_out|       pointer|
|add_4210_out_ap_vld  |  out|    1|      ap_vld|                   add_4210_out|       pointer|
|add_3209_out         |  out|   64|      ap_vld|                   add_3209_out|       pointer|
|add_3209_out_ap_vld  |  out|    1|      ap_vld|                   add_3209_out|       pointer|
|add_2208_out         |  out|   64|      ap_vld|                   add_2208_out|       pointer|
|add_2208_out_ap_vld  |  out|    1|      ap_vld|                   add_2208_out|       pointer|
|add_1207_out         |  out|   64|      ap_vld|                   add_1207_out|       pointer|
|add_1207_out_ap_vld  |  out|    1|      ap_vld|                   add_1207_out|       pointer|
|add206_out           |  out|   64|      ap_vld|                     add206_out|       pointer|
|add206_out_ap_vld    |  out|    1|      ap_vld|                     add206_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

