

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu May 22 16:58:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2193|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|    1345|    587|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|    2393|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   29|    3738|   3306|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   13|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_13s_71s_71_5_0_U54    |mul_13s_71s_71_5_0    |        0|   4|  441|  256|    0|
    |mul_43ns_36ns_79_3_0_U55  |mul_43ns_36ns_79_3_0  |        0|   6|  230|  147|    0|
    |mul_49ns_44ns_93_5_0_U56  |mul_49ns_44ns_93_5_0  |        0|   9|  334|   84|    0|
    |mul_50ns_50ns_99_5_0_U57  |mul_50ns_50ns_99_5_0  |        0|   9|  340|   86|    0|
    |sparsemux_9_3_64_1_0_U58  |sparsemux_9_3_64_1_0  |        0|   0|    0|   14|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|  28| 1345|  587|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_0_U59  |mac_muladd_16s_15ns_19s_31_4_0  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                            |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                          |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln126_fu_712_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln145_fu_785_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln243_1_fu_550_p2    |         +|   0|  0|   14|          13|           1|
    |add_ln297_1_fu_843_p2    |         +|   0|  0|  114|         107|         107|
    |add_ln297_fu_828_p2      |         +|   0|  0|   65|          58|           5|
    |exp_Z1P_m_1_l_fu_794_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_721_p2    |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_669_p2     |         +|   0|  0|   43|          36|          36|
    |m_exp_fu_338_p2          |         +|   0|  0|   12|          12|          11|
    |out_exp_fu_968_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_1_fu_857_p2        |         +|   0|  0|   14|          13|           2|
    |e_frac_1_fu_356_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln229_fu_378_p2      |         -|   0|  0|   12|          10|          11|
    |sub_ln255_fu_593_p2      |         -|   0|  0|   66|          59|          59|
    |and_ln309_1_fu_998_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_2_fu_1015_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_3_fu_1027_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_4_fu_1048_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_5_fu_1054_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln309_fu_988_p2      |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_316_p2       |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_328_p2       |       and|   0|  0|    2|           1|           1|
    |x_is_pinf_fu_928_p2      |       and|   0|  0|    2|           1|           1|
    |ashr_ln229_fu_428_p2     |      ashr|   0|  0|  210|          71|          71|
    |ashr_ln230_fu_491_p2     |      ashr|   0|  0|  182|          64|          64|
    |icmp_ln18_1_fu_310_p2    |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_2_fu_322_p2    |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_fu_304_p2      |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln243_fu_544_p2     |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln309_1_fu_879_p2   |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln309_2_fu_520_p2   |      icmp|   0|  0|   78|          71|          71|
    |icmp_ln309_fu_396_p2     |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln326_fu_885_p2     |      icmp|   0|  0|   14|          13|          11|
    |or_ln185_1_fu_945_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln185_fu_933_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln309_1_fu_1003_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_2_fu_1032_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_3_fu_1042_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln309_fu_957_p2       |        or|   0|  0|    2|           1|           1|
    |e_frac_2_fu_362_p3       |    select|   0|  0|   54|           1|          54|
    |m_fix_fu_440_p3          |    select|   0|  0|   71|           1|          71|
    |r_exp_2_fu_862_p3        |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_564_p3          |    select|   0|  0|   13|           1|          13|
    |retval_1_fu_1069_p2      |    select|   0|  0|   64|           1|          64|
    |retval_1_fu_1069_p4      |    select|   0|  0|   63|           1|           1|
    |select_ln185_fu_938_p3   |    select|   0|  0|   63|           1|          63|
    |select_ln229_fu_388_p3   |    select|   0|  0|   12|           1|          12|
    |select_ln230_fu_507_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln243_fu_556_p3   |    select|   0|  0|   13|           1|          13|
    |select_ln303_fu_915_p3   |    select|   0|  0|   52|           1|          52|
    |shl_ln229_fu_434_p2      |       shl|   0|  0|  210|          71|          71|
    |shl_ln230_fu_486_p2      |       shl|   0|  0|  182|          64|          64|
    |xor_ln182_fu_923_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln185_fu_1009_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_1_fu_1021_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_2_fu_1036_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_fu_993_p2      |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 2193|        1029|        1276|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   64|        192|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   64|        192|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Z2_reg_1224                        |   8|   0|    8|          0|
    |Z3_reg_1231                        |   8|   0|    8|          0|
    |Z3_reg_1231_pp0_iter11_reg         |   8|   0|    8|          0|
    |Z4_reg_1236                        |  35|   0|   35|          0|
    |add_ln297_reg_1344                 |  58|   0|   58|          0|
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  64|   0|   64|          0|
    |ashr_ln230_reg_1187                |  64|   0|   64|          0|
    |e_frac_2_reg_1122                  |  54|   0|   54|          0|
    |es_sign_reg_1104                   |   1|   0|    1|          0|
    |exp_Z1P_m_1_reg_1324               |  50|   0|   50|          0|
    |exp_Z1_hi_reg_1329                 |  50|   0|   50|          0|
    |exp_Z1_reg_1319                    |  58|   0|   58|          0|
    |exp_Z2P_m_1_reg_1287               |  44|   0|   44|          0|
    |exp_Z3_m_1_reg_1262                |  34|   0|   43|          9|
    |exp_Z4_m_1_reg_1251                |  36|   0|   36|          0|
    |f_Z3_reg_1257                      |  26|   0|   26|          0|
    |icmp_ln309_1_reg_1354              |   1|   0|    1|          0|
    |icmp_ln309_2_reg_1197              |   1|   0|    1|          0|
    |icmp_ln309_reg_1138                |   1|   0|    1|          0|
    |icmp_ln326_reg_1361                |   1|   0|    1|          0|
    |m_diff_hi_reg_1219                 |   8|   0|    8|          0|
    |m_fix_l_reg_1161                   |  64|   0|   64|          0|
    |mul_ln297_reg_1349                 |  99|   0|   99|          0|
    |r_exp_reg_1202                     |  13|   0|   13|          0|
    |select_ln229_reg_1133              |  12|   0|   12|          0|
    |select_ln303_reg_1371              |  52|   0|   52|          0|
    |sext_ln227_reg_1151                |  64|   0|   71|          7|
    |sext_ln227_reg_1151_pp0_iter2_reg  |  64|   0|   71|          7|
    |sext_ln229_1_reg_1156              |  32|   0|   32|          0|
    |shl_ln230_reg_1182                 |  64|   0|   64|          0|
    |tmp_10_reg_1146                    |   1|   0|    1|          0|
    |tmp_1_reg_1293                     |  40|   0|   40|          0|
    |tmp_2_reg_1167                     |   1|   0|    1|          0|
    |tmp_2_reg_1167_pp0_iter2_reg       |   1|   0|    1|          0|
    |tmp_4_reg_1314                     |  36|   0|   36|          0|
    |tmp_8_reg_1214                     |  58|   0|   58|          0|
    |tmp_reg_1127                       |   1|   0|    1|          0|
    |tmp_s_reg_1277                     |  20|   0|   20|          0|
    |trunc_ln255_reg_1177               |  59|   0|   59|          0|
    |trunc_ln336_reg_1366               |  11|   0|   11|          0|
    |x_int_reg                          |  64|   0|   64|          0|
    |x_is_NaN_reg_1109                  |   1|   0|    1|          0|
    |x_is_inf_reg_1116                  |   1|   0|    1|          0|
    |Z2_reg_1224                        |  64|  32|    8|          0|
    |es_sign_reg_1104                   |  64|  32|    1|          0|
    |exp_Z1_reg_1319                    |  64|  32|   58|          0|
    |exp_Z2P_m_1_reg_1287               |  64|  32|   44|          0|
    |exp_Z3_m_1_reg_1262                |  64|  32|   43|          9|
    |exp_Z4_m_1_reg_1251                |  64|  32|   36|          0|
    |icmp_ln309_2_reg_1197              |  64|  32|    1|          0|
    |icmp_ln309_reg_1138                |  64|  32|    1|          0|
    |m_diff_hi_reg_1219                 |  64|  32|    8|          0|
    |r_exp_reg_1202                     |  64|  32|   13|          0|
    |tmp_10_reg_1146                    |  64|  32|    1|          0|
    |tmp_1_reg_1293                     |  64|  32|   40|          0|
    |tmp_reg_1127                       |  64|  32|    1|          0|
    |trunc_ln255_reg_1177               |  64|  32|   59|          0|
    |x_is_NaN_reg_1109                  |  64|  32|    1|          0|
    |x_is_inf_reg_1116                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2393| 512| 1708|         32|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:156]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data = bitcast i64 %x_read" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 31 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 32 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 33 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:160]   --->   Operation 34 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 35 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (3.21ns)   --->   "%icmp_ln18_1 = icmp_ne  i52 %es_sig, i52 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 36 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%x_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:180]   --->   Operation 37 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (3.21ns)   --->   "%icmp_ln18_2 = icmp_eq  i52 %es_sig, i52 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:181]   --->   Operation 38 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:181]   --->   Operation 39 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %es_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:208]   --->   Operation 40 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:208]   --->   Operation 41 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 42 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i53 %e_frac" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 43 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.23ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln221" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224]   --->   Operation 44 'sub' 'e_frac_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.94ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln221" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224]   --->   Operation 45 'select' 'e_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.63ns)   --->   "%sub_ln229 = sub i11 1023, i11 %es_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 47 'sub' 'sub_ln229' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i11 %sub_ln229" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 48 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%select_ln229 = select i1 %tmp, i12 %sext_ln229, i12 %m_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 49 'select' 'select_ln229' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.54ns)   --->   "%icmp_ln309 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 50 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %e_frac_2, i32 53" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310]   --->   Operation 51 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%m_frac_l = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %e_frac_2, i7 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:227]   --->   Operation 52 'bitconcatenate' 'm_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i61 %m_frac_l" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:227]   --->   Operation 53 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i12 %select_ln229" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 54 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %sext_ln229_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 55 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (4.60ns)   --->   "%ashr_ln229 = ashr i71 %sext_ln227, i71 %zext_ln229" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 56 'ashr' 'ashr_ln229' <Predicate = (tmp)> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (4.60ns)   --->   "%shl_ln229 = shl i71 %sext_ln227, i71 %zext_ln229" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 57 'shl' 'shl_ln229' <Predicate = (!tmp)> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.28ns)   --->   "%m_fix = select i1 %tmp, i71 %ashr_ln229, i71 %shl_ln229" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 58 'select' 'm_fix' <Predicate = true> <Delay = 1.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %m_fix, i32 7, i32 70" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229]   --->   Operation 59 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %m_fix, i32 55, i32 70" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:235]   --->   Operation 60 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %m_fix, i32 70" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:240]   --->   Operation 61 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i16 %m_fix_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 62 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 63 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i71 %m_fix" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 64 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i32 %sext_ln229_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 65 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (4.59ns)   --->   "%shl_ln230 = shl i64 %m_fix_l, i64 %zext_ln230" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 66 'shl' 'shl_ln230' <Predicate = (tmp)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (4.59ns)   --->   "%ashr_ln230 = ashr i64 %m_fix_l, i64 %zext_ln230" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 67 'ashr' 'ashr_ln230' <Predicate = (!tmp)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 68 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 69 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_2, i18 131072" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i19 %shl_ln" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 71 'sext' 'sext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 72 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%select_ln230 = select i1 %tmp, i64 %shl_ln230, i64 %ashr_ln230" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230]   --->   Operation 73 'select' 'select_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%shl_ln2 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln230, i7 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 74 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.72ns) (out node of the LUT)   --->   "%icmp_ln309_2 = icmp_ne  i71 %shl_ln2, i71 %sext_ln227" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 75 'icmp' 'icmp_ln309_2' <Predicate = true> <Delay = 3.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.93>
ST_5 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 76 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln243, i32 18, i32 30" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 77 'partselect' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln243, i32 30" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i31 %add_ln243" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 79 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.13ns)   --->   "%icmp_ln243 = icmp_ne  i18 %trunc_ln243, i18 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 80 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.67ns)   --->   "%add_ln243_1 = add i13 %tmp_1_cast, i13 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 81 'add' 'add_ln243_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln243 = select i1 %icmp_ln243, i13 %add_ln243_1, i13 %tmp_1_cast" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 82 'select' 'select_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_3, i13 %select_ln243, i13 %tmp_1_cast" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243]   --->   Operation 83 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i13 %r_exp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 84 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [5/5] (6.97ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 85 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 86 [4/5] (6.97ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 86 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 87 [3/5] (6.97ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 87 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 88 [2/5] (6.97ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 88 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 89 [1/5] (6.97ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249]   --->   Operation 89 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %mul_ln249, i32 13, i32 70" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 90 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.64>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_8, i1 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 91 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (3.39ns)   --->   "%sub_ln255 = sub i59 %trunc_ln255, i59 %and_ln" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255]   --->   Operation 92 'sub' 'sub_ln255' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 51, i32 58" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:286]   --->   Operation 93 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 43, i32 50" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:96->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 94 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 35, i32 42" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:98->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 95 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln255" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:99->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 96 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln255, i32 27, i32 34" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:113->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 97 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %Z4_ind" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 98 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln114" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 100 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %Z3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 101 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln119" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 102 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 103 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 104 [1/2] ( I:3.25ns O:3.25ns )   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 104 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load, i32 16, i32 25" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:114->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 105 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i35 %Z4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 106 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i10 %f_Z4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 107 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (2.67ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln115, i36 %zext_ln115_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 108 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/2] ( I:3.25ns O:3.25ns )   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:119->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 109 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:120->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 110 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i43 %exp_Z3_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 111 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i36 %exp_Z4_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 112 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [3/3] (7.08ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 113 'mul' 'mul_ln123' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 114 [2/3] (7.08ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 114 'mul' 'mul_ln123' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 115 [1/3] (7.08ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 115 'mul' 'mul_ln123' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln123, i32 59, i32 78" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 116 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Z2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 117 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln138" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 118 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 119 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i43 %exp_Z3_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:120->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 120 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i20 %tmp_s" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 121 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.71ns)   --->   "%add_ln126 = add i36 %exp_Z4_m_1, i36 %zext_ln126_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 122 'add' 'add_ln126' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i36 %add_ln126" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 123 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln126, i44 %zext_ln120" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 124 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:138->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 125 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:139->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 126 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.66>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:139->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 127 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i49 %exp_Z2_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 128 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i44 %exp_Z2P_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 129 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [5/5] (5.66ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 130 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.66>
ST_18 : Operation 131 [4/5] (5.66ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 131 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.66>
ST_19 : Operation 132 [3/5] (5.66ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 132 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.66>
ST_20 : Operation 133 [2/5] (5.66ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 133 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.66>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i8 %m_diff_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 134 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln292" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 135 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 136 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 137 [1/5] (5.66ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 137 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln142, i32 57, i32 92" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 138 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 139 [1/2] ( I:3.25ns O:3.25ns )   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:292]   --->   Operation 139 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_1, i2 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 140 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i51 %and_ln1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 141 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i36 %tmp_4" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 142 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (2.98ns)   --->   "%add_ln145 = add i44 %exp_Z2P_m_1, i44 %zext_ln145_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 143 'add' 'add_ln145' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i44 %add_ln145" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 144 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln145_1, i52 %zext_ln145" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 145 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:293]   --->   Operation 146 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:294]   --->   Operation 147 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i50 %exp_Z1_hi" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 148 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i50 %exp_Z1P_m_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 149 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [5/5] (5.66ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 150 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 151 [4/5] (5.66ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 151 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 152 [3/5] (5.66ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 152 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 153 [2/5] (5.66ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 153 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 154 [1/1] (3.36ns)   --->   "%add_ln297 = add i58 %exp_Z1, i58 16" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 154 'add' 'add_ln297' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/5] (5.66ns)   --->   "%mul_ln297 = mul i99 %zext_ln297_1, i99 %zext_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 155 'mul' 'mul_ln297' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.13>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln297, i49 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 156 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i99 %mul_ln297" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 157 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (4.75ns)   --->   "%add_ln297_1 = add i107 %shl_ln1, i107 %zext_ln297_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297]   --->   Operation 158 'add' 'add_ln297_1' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln297_1, i32 106" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 159 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (1.67ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305]   --->   Operation 160 'add' 'r_exp_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_5, i13 %r_exp, i13 %r_exp_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 161 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 162 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.65ns)   --->   "%icmp_ln309_1 = icmp_sgt  i3 %tmp_9, i3 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 163 'icmp' 'icmp_ln309_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (1.67ns)   --->   "%icmp_ln326 = icmp_slt  i13 %r_exp_2, i13 7170" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 164 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i13 %r_exp_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336]   --->   Operation 165 'trunc' 'trunc_ln336' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 54, i32 105" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 166 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 53, i32 104" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 167 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.95ns)   --->   "%select_ln303 = select i1 %tmp_5, i52 %tmp_6, i52 %tmp_7" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303]   --->   Operation 168 'select' 'select_ln303' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.64>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158]   --->   Operation 169 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%xor_ln182 = xor i1 %es_sign, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182]   --->   Operation 170 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln182" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182]   --->   Operation 171 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%or_ln185 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 172 'or' 'or_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln185_1)   --->   "%select_ln185 = select i1 %x_is_NaN, i64 nan, i64 inf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 173 'select' 'select_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.97ns)   --->   "%or_ln185_1 = or i1 %x_is_NaN, i1 %x_is_inf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 174 'or' 'or_ln185_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln185_1 = select i1 %or_ln185, i64 %select_ln185, i64 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 175 'select' 'select_ln185_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.97ns)   --->   "%or_ln309 = or i1 %icmp_ln309_2, i1 %icmp_ln309_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 176 'or' 'or_ln309' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (1.48ns)   --->   "%select_ln310 = select i1 %tmp_10, i64 0, i64 inf" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310]   --->   Operation 177 'select' 'select_ln310' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (1.63ns)   --->   "%out_exp = add i11 %trunc_ln336, i11 1023" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336]   --->   Operation 178 'add' 'out_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%t = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp, i52 %select_ln303" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 179 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i63 %t" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 180 'zext' 'zext_ln479' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %zext_ln479" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:337]   --->   Operation 181 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309 = and i1 %icmp_ln309, i1 %or_ln309" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 182 'and' 'and_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%xor_ln309 = xor i1 %icmp_ln309, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 183 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309_1 = and i1 %icmp_ln309_1, i1 %xor_ln309" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 184 'and' 'and_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%or_ln309_1 = or i1 %and_ln309, i1 %and_ln309_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 185 'or' 'or_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.97ns)   --->   "%xor_ln185 = xor i1 %or_ln185_1, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 186 'xor' 'xor_ln185' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_2 = and i1 %or_ln309_1, i1 %xor_ln185" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 187 'and' 'and_ln309_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_1 = xor i1 %or_ln309, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 188 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_3 = and i1 %icmp_ln309, i1 %xor_ln309_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 189 'and' 'and_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_2 = or i1 %icmp_ln309, i1 %icmp_ln309_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 190 'or' 'or_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_2 = xor i1 %or_ln309_2, i1 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 191 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_3 = or i1 %and_ln309_3, i1 %xor_ln309_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 192 'or' 'or_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_4 = and i1 %or_ln309_3, i1 %xor_ln185" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 193 'and' 'and_ln309_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_5 = and i1 %and_ln309_4, i1 %icmp_ln326" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309]   --->   Operation 194 'and' 'and_ln309_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %or_ln185_1, i1 %and_ln309_2, i1 %and_ln309_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 195 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (1.70ns)   --->   "%retval_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4double.double.i3, i3 4, i64 %select_ln185_1, i3 2, i64 %select_ln310, i3 1, i64 0, i3 0, i64 %bitcast_ln497, i64 <undef>, i3 %sel_tmp" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 196 'sparsemux' 'retval_1' <Predicate = true> <Delay = 1.70> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln339 = ret i64 %retval_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 197 'ret' 'ret_ln339' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                           (read          ) [ 000000000000000000000000000000]
data                                                             (bitcast       ) [ 000000000000000000000000000000]
es_sign                                                          (bitselect     ) [ 011111111111111111111111111111]
es_exp                                                           (partselect    ) [ 000000000000000000000000000000]
es_sig                                                           (trunc         ) [ 000000000000000000000000000000]
icmp_ln18                                                        (icmp          ) [ 000000000000000000000000000000]
icmp_ln18_1                                                      (icmp          ) [ 000000000000000000000000000000]
x_is_NaN                                                         (and           ) [ 011111111111111111111111111111]
icmp_ln18_2                                                      (icmp          ) [ 000000000000000000000000000000]
x_is_inf                                                         (and           ) [ 011111111111111111111111111111]
zext_ln486                                                       (zext          ) [ 000000000000000000000000000000]
m_exp                                                            (add           ) [ 000000000000000000000000000000]
e_frac                                                           (bitconcatenate) [ 000000000000000000000000000000]
zext_ln221                                                       (zext          ) [ 000000000000000000000000000000]
e_frac_1                                                         (sub           ) [ 000000000000000000000000000000]
e_frac_2                                                         (select        ) [ 011000000000000000000000000000]
tmp                                                              (bitselect     ) [ 011110000000000000000000000000]
sub_ln229                                                        (sub           ) [ 000000000000000000000000000000]
sext_ln229                                                       (sext          ) [ 000000000000000000000000000000]
select_ln229                                                     (select        ) [ 011000000000000000000000000000]
icmp_ln309                                                       (icmp          ) [ 011111111111111111111111111111]
tmp_10                                                           (bitselect     ) [ 011111111111111111111111111111]
m_frac_l                                                         (bitconcatenate) [ 000000000000000000000000000000]
sext_ln227                                                       (sext          ) [ 010110000000000000000000000000]
sext_ln229_1                                                     (sext          ) [ 010100000000000000000000000000]
zext_ln229                                                       (zext          ) [ 000000000000000000000000000000]
ashr_ln229                                                       (ashr          ) [ 000000000000000000000000000000]
shl_ln229                                                        (shl           ) [ 000000000000000000000000000000]
m_fix                                                            (select        ) [ 000000000000000000000000000000]
m_fix_l                                                          (partselect    ) [ 010100000000000000000000000000]
m_fix_hi                                                         (partselect    ) [ 000000000000000000000000000000]
tmp_2                                                            (bitselect     ) [ 010110000000000000000000000000]
sext_ln243                                                       (sext          ) [ 010110000000000000000000000000]
trunc_ln255                                                      (trunc         ) [ 010111111111000000000000000000]
zext_ln230                                                       (zext          ) [ 000000000000000000000000000000]
shl_ln230                                                        (shl           ) [ 010010000000000000000000000000]
ashr_ln230                                                       (ashr          ) [ 010010000000000000000000000000]
mul_ln243                                                        (mul           ) [ 010001000000000000000000000000]
shl_ln                                                           (bitconcatenate) [ 000000000000000000000000000000]
sext_ln243_1                                                     (sext          ) [ 010001000000000000000000000000]
select_ln230                                                     (select        ) [ 000000000000000000000000000000]
shl_ln2                                                          (bitconcatenate) [ 000000000000000000000000000000]
icmp_ln309_2                                                     (icmp          ) [ 010001111111111111111111111111]
add_ln243                                                        (add           ) [ 000000000000000000000000000000]
tmp_1_cast                                                       (partselect    ) [ 000000000000000000000000000000]
tmp_3                                                            (bitselect     ) [ 000000000000000000000000000000]
trunc_ln243                                                      (trunc         ) [ 000000000000000000000000000000]
icmp_ln243                                                       (icmp          ) [ 000000000000000000000000000000]
add_ln243_1                                                      (add           ) [ 000000000000000000000000000000]
select_ln243                                                     (select        ) [ 000000000000000000000000000000]
r_exp                                                            (select        ) [ 010000111111111111111111111110]
sext_ln249                                                       (sext          ) [ 010000011110000000000000000000]
mul_ln249                                                        (mul           ) [ 000000000000000000000000000000]
tmp_8                                                            (partselect    ) [ 010000000001000000000000000000]
and_ln                                                           (bitconcatenate) [ 000000000000000000000000000000]
sub_ln255                                                        (sub           ) [ 000000000000000000000000000000]
m_diff_hi                                                        (partselect    ) [ 010000000000111111111100000000]
Z2                                                               (partselect    ) [ 010000000000111111111110000000]
Z3                                                               (partselect    ) [ 010000000000110000000000000000]
Z4                                                               (trunc         ) [ 010000000000100000000000000000]
Z4_ind                                                           (partselect    ) [ 000000000000000000000000000000]
zext_ln114                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr   (getelementptr ) [ 010000000000100000000000000000]
zext_ln119                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 (getelementptr ) [ 010000000000100000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load   (load          ) [ 000000000000000000000000000000]
f_Z4                                                             (partselect    ) [ 000000000000000000000000000000]
zext_ln115                                                       (zext          ) [ 000000000000000000000000000000]
zext_ln115_1                                                     (zext          ) [ 000000000000000000000000000000]
exp_Z4_m_1                                                       (add           ) [ 010000000000011110000000000000]
f_Z3                                                             (load          ) [ 010000000000010000000000000000]
exp_Z3_m_1                                                       (bitconcatenate) [ 010000000000001110000000000000]
zext_ln123                                                       (zext          ) [ 010000000000001100000000000000]
zext_ln123_1                                                     (zext          ) [ 010000000000001100000000000000]
mul_ln123                                                        (mul           ) [ 000000000000000000000000000000]
tmp_s                                                            (partselect    ) [ 010000000000000010000000000000]
zext_ln138                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr   (getelementptr ) [ 010000000000000010000000000000]
zext_ln120                                                       (zext          ) [ 000000000000000000000000000000]
zext_ln126_1                                                     (zext          ) [ 000000000000000000000000000000]
add_ln126                                                        (add           ) [ 000000000000000000000000000000]
zext_ln126                                                       (zext          ) [ 000000000000000000000000000000]
exp_Z2P_m_1                                                      (add           ) [ 010000000000000001111110000000]
f_Z2                                                             (load          ) [ 000000000000000000000000000000]
tmp_1                                                            (partselect    ) [ 010000000000000001111110000000]
exp_Z2_m_1                                                       (bitconcatenate) [ 000000000000000000000000000000]
zext_ln142                                                       (zext          ) [ 010000000000000000111100000000]
zext_ln142_1                                                     (zext          ) [ 010000000000000000111100000000]
zext_ln292                                                       (zext          ) [ 000000000000000000000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr (getelementptr ) [ 010000000000000000000010000000]
mul_ln142                                                        (mul           ) [ 000000000000000000000000000000]
tmp_4                                                            (partselect    ) [ 010000000000000000000010000000]
exp_Z1                                                           (load          ) [ 010000000000000000000001111100]
and_ln1                                                          (bitconcatenate) [ 000000000000000000000000000000]
zext_ln145                                                       (zext          ) [ 000000000000000000000000000000]
zext_ln145_2                                                     (zext          ) [ 000000000000000000000000000000]
add_ln145                                                        (add           ) [ 000000000000000000000000000000]
zext_ln145_1                                                     (zext          ) [ 000000000000000000000000000000]
exp_Z1P_m_1_l                                                    (add           ) [ 000000000000000000000000000000]
exp_Z1P_m_1                                                      (partselect    ) [ 010000000000000000000001000000]
exp_Z1_hi                                                        (partselect    ) [ 010000000000000000000001000000]
zext_ln297                                                       (zext          ) [ 010000000000000000000000111100]
zext_ln297_1                                                     (zext          ) [ 010000000000000000000000111100]
add_ln297                                                        (add           ) [ 010000000000000000000000000010]
mul_ln297                                                        (mul           ) [ 010000000000000000000000000010]
shl_ln1                                                          (bitconcatenate) [ 000000000000000000000000000000]
zext_ln297_2                                                     (zext          ) [ 000000000000000000000000000000]
add_ln297_1                                                      (add           ) [ 000000000000000000000000000000]
tmp_5                                                            (bitselect     ) [ 000000000000000000000000000000]
r_exp_1                                                          (add           ) [ 000000000000000000000000000000]
r_exp_2                                                          (select        ) [ 000000000000000000000000000000]
tmp_9                                                            (partselect    ) [ 000000000000000000000000000000]
icmp_ln309_1                                                     (icmp          ) [ 010000000000000000000000000001]
icmp_ln326                                                       (icmp          ) [ 010000000000000000000000000001]
trunc_ln336                                                      (trunc         ) [ 010000000000000000000000000001]
tmp_6                                                            (partselect    ) [ 000000000000000000000000000000]
tmp_7                                                            (partselect    ) [ 000000000000000000000000000000]
select_ln303                                                     (select        ) [ 010000000000000000000000000001]
specpipeline_ln158                                               (specpipeline  ) [ 000000000000000000000000000000]
xor_ln182                                                        (xor           ) [ 000000000000000000000000000000]
x_is_pinf                                                        (and           ) [ 000000000000000000000000000000]
or_ln185                                                         (or            ) [ 000000000000000000000000000000]
select_ln185                                                     (select        ) [ 000000000000000000000000000000]
or_ln185_1                                                       (or            ) [ 000000000000000000000000000000]
select_ln185_1                                                   (select        ) [ 000000000000000000000000000000]
or_ln309                                                         (or            ) [ 000000000000000000000000000000]
select_ln310                                                     (select        ) [ 000000000000000000000000000000]
out_exp                                                          (add           ) [ 000000000000000000000000000000]
t                                                                (bitconcatenate) [ 000000000000000000000000000000]
zext_ln479                                                       (zext          ) [ 000000000000000000000000000000]
bitcast_ln497                                                    (bitcast       ) [ 000000000000000000000000000000]
and_ln309                                                        (and           ) [ 000000000000000000000000000000]
xor_ln309                                                        (xor           ) [ 000000000000000000000000000000]
and_ln309_1                                                      (and           ) [ 000000000000000000000000000000]
or_ln309_1                                                       (or            ) [ 000000000000000000000000000000]
xor_ln185                                                        (xor           ) [ 000000000000000000000000000000]
and_ln309_2                                                      (and           ) [ 000000000000000000000000000000]
xor_ln309_1                                                      (xor           ) [ 000000000000000000000000000000]
and_ln309_3                                                      (and           ) [ 000000000000000000000000000000]
or_ln309_2                                                       (or            ) [ 000000000000000000000000000000]
xor_ln309_2                                                      (xor           ) [ 000000000000000000000000000000]
or_ln309_3                                                       (or            ) [ 000000000000000000000000000000]
and_ln309_4                                                      (and           ) [ 000000000000000000000000000000]
and_ln309_5                                                      (and           ) [ 000000000000000000000000000000]
sel_tmp                                                          (bitconcatenate) [ 000000000000000000000000000000]
retval_1                                                         (sparsemux     ) [ 000000000000000000000000000000]
ret_ln339                                                        (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4double.double.i3"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="x_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="26" slack="1"/>
<pin id="227" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load/11 f_Z3/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1/11 "/>
</bind>
</comp>

<comp id="237" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="58" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr/21 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/21 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="71" slack="0"/>
<pin id="266" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln249/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="43" slack="0"/>
<pin id="270" dir="0" index="1" bw="36" slack="0"/>
<pin id="271" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="49" slack="0"/>
<pin id="274" dir="0" index="1" bw="44" slack="0"/>
<pin id="275" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln142/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="50" slack="0"/>
<pin id="278" dir="0" index="1" bw="50" slack="0"/>
<pin id="279" dir="1" index="2" bw="99" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln297/23 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="es_sign_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="es_exp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="es_sig_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln18_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="11" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln18_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="52" slack="0"/>
<pin id="312" dir="0" index="1" bw="52" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_is_NaN_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln18_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="52" slack="0"/>
<pin id="324" dir="0" index="1" bw="52" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="x_is_inf_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln486_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="m_exp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="e_frac_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="53" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="52" slack="0"/>
<pin id="348" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln221_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="53" slack="0"/>
<pin id="354" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="e_frac_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="53" slack="0"/>
<pin id="359" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="e_frac_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="54" slack="0"/>
<pin id="365" dir="0" index="2" bw="54" slack="0"/>
<pin id="366" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln229_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln229_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln229_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="0" index="2" bw="12" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln309_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="54" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="m_frac_l_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="61" slack="0"/>
<pin id="412" dir="0" index="1" bw="54" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln227_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="61" slack="0"/>
<pin id="419" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln229_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln229_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ashr_ln229_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="61" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln229/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln229_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="61" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln229/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="m_fix_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="71" slack="0"/>
<pin id="443" dir="0" index="2" bw="71" slack="0"/>
<pin id="444" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="m_fix_l_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="71" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="0" index="3" bw="8" slack="0"/>
<pin id="452" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="m_fix_hi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="71" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="0" index="3" bw="8" slack="0"/>
<pin id="462" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="71" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln243_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln255_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="71" slack="0"/>
<pin id="481" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln230_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln230_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln230/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="ashr_ln230_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln230/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="2"/>
<pin id="499" dir="0" index="2" bw="18" slack="0"/>
<pin id="500" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln243_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="19" slack="0"/>
<pin id="505" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln230_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="3"/>
<pin id="509" dir="0" index="1" bw="64" slack="1"/>
<pin id="510" dir="0" index="2" bw="64" slack="1"/>
<pin id="511" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="71" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln309_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="71" slack="0"/>
<pin id="522" dir="0" index="1" bw="71" slack="2"/>
<pin id="523" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309_2/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_1_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="13" slack="0"/>
<pin id="527" dir="0" index="1" bw="31" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="31" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln243_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="0"/>
<pin id="543" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln243/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln243_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="0" index="1" bw="18" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln243_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="13" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln243_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="13" slack="0"/>
<pin id="559" dir="0" index="2" bw="13" slack="0"/>
<pin id="560" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln243/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="r_exp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="13" slack="0"/>
<pin id="567" dir="0" index="2" bw="13" slack="0"/>
<pin id="568" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln249_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="1"/>
<pin id="574" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln249/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="58" slack="0"/>
<pin id="578" dir="0" index="1" bw="71" slack="0"/>
<pin id="579" dir="0" index="2" bw="5" slack="0"/>
<pin id="580" dir="0" index="3" bw="8" slack="0"/>
<pin id="581" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="59" slack="0"/>
<pin id="588" dir="0" index="1" bw="58" slack="1"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln255_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="59" slack="9"/>
<pin id="595" dir="0" index="1" bw="59" slack="0"/>
<pin id="596" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln255/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="m_diff_hi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="59" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="Z2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="59" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="7" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Z3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="59" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Z4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="59" slack="0"/>
<pin id="630" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="Z4_ind_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="59" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln114_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln119_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="f_Z4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="26" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln115_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="35" slack="1"/>
<pin id="664" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln115_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="exp_Z4_m_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="35" slack="0"/>
<pin id="671" dir="0" index="1" bw="10" slack="0"/>
<pin id="672" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="exp_Z3_m_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="43" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="2"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="0" index="3" bw="26" slack="1"/>
<pin id="680" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln123_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="43" slack="0"/>
<pin id="685" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln123_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="36" slack="1"/>
<pin id="690" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_s_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="0"/>
<pin id="694" dir="0" index="1" bw="79" slack="0"/>
<pin id="695" dir="0" index="2" bw="7" slack="0"/>
<pin id="696" dir="0" index="3" bw="8" slack="0"/>
<pin id="697" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln138_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="4"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/15 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln120_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="43" slack="3"/>
<pin id="708" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/16 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln126_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="20" slack="1"/>
<pin id="711" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/16 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln126_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="36" slack="4"/>
<pin id="714" dir="0" index="1" bw="20" slack="0"/>
<pin id="715" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/16 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln126_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="36" slack="0"/>
<pin id="719" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="exp_Z2P_m_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="36" slack="0"/>
<pin id="723" dir="0" index="1" bw="43" slack="0"/>
<pin id="724" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/16 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="40" slack="0"/>
<pin id="729" dir="0" index="1" bw="42" slack="0"/>
<pin id="730" dir="0" index="2" bw="3" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="737" class="1004" name="exp_Z2_m_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="49" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="6"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="0" index="3" bw="40" slack="1"/>
<pin id="742" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/17 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln142_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="49" slack="0"/>
<pin id="747" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/17 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln142_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="44" slack="1"/>
<pin id="752" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/17 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln292_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="10"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/21 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="36" slack="0"/>
<pin id="760" dir="0" index="1" bw="93" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="0" index="3" bw="8" slack="0"/>
<pin id="763" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="and_ln1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="51" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="11"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="0" index="3" bw="40" slack="6"/>
<pin id="773" dir="0" index="4" bw="1" slack="0"/>
<pin id="774" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/22 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln145_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="51" slack="0"/>
<pin id="780" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/22 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln145_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="36" slack="1"/>
<pin id="784" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_2/22 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln145_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="44" slack="6"/>
<pin id="787" dir="0" index="1" bw="36" slack="0"/>
<pin id="788" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/22 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln145_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="44" slack="0"/>
<pin id="792" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/22 "/>
</bind>
</comp>

<comp id="794" class="1004" name="exp_Z1P_m_1_l_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="44" slack="0"/>
<pin id="796" dir="0" index="1" bw="51" slack="0"/>
<pin id="797" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/22 "/>
</bind>
</comp>

<comp id="800" class="1004" name="exp_Z1P_m_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="50" slack="0"/>
<pin id="802" dir="0" index="1" bw="52" slack="0"/>
<pin id="803" dir="0" index="2" bw="3" slack="0"/>
<pin id="804" dir="0" index="3" bw="7" slack="0"/>
<pin id="805" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/22 "/>
</bind>
</comp>

<comp id="810" class="1004" name="exp_Z1_hi_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="50" slack="0"/>
<pin id="812" dir="0" index="1" bw="58" slack="0"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="0" index="3" bw="7" slack="0"/>
<pin id="815" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/22 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln297_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="50" slack="1"/>
<pin id="822" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/23 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln297_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="50" slack="1"/>
<pin id="826" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_1/23 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln297_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="58" slack="5"/>
<pin id="830" dir="0" index="1" bw="6" slack="0"/>
<pin id="831" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/27 "/>
</bind>
</comp>

<comp id="833" class="1004" name="shl_ln1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="107" slack="0"/>
<pin id="835" dir="0" index="1" bw="58" slack="1"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/28 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln297_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="99" slack="1"/>
<pin id="842" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_2/28 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln297_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="107" slack="0"/>
<pin id="845" dir="0" index="1" bw="99" slack="0"/>
<pin id="846" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297_1/28 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_5_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="107" slack="0"/>
<pin id="852" dir="0" index="2" bw="8" slack="0"/>
<pin id="853" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/28 "/>
</bind>
</comp>

<comp id="857" class="1004" name="r_exp_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="13" slack="23"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/28 "/>
</bind>
</comp>

<comp id="862" class="1004" name="r_exp_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="13" slack="23"/>
<pin id="865" dir="0" index="2" bw="13" slack="0"/>
<pin id="866" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/28 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_9_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="0"/>
<pin id="871" dir="0" index="1" bw="13" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="0" index="3" bw="5" slack="0"/>
<pin id="874" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/28 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln309_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="3" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309_1/28 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln326_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="13" slack="0"/>
<pin id="887" dir="0" index="1" bw="13" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/28 "/>
</bind>
</comp>

<comp id="891" class="1004" name="trunc_ln336_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="13" slack="0"/>
<pin id="893" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336/28 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_6_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="52" slack="0"/>
<pin id="897" dir="0" index="1" bw="107" slack="0"/>
<pin id="898" dir="0" index="2" bw="7" slack="0"/>
<pin id="899" dir="0" index="3" bw="8" slack="0"/>
<pin id="900" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/28 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="52" slack="0"/>
<pin id="907" dir="0" index="1" bw="107" slack="0"/>
<pin id="908" dir="0" index="2" bw="7" slack="0"/>
<pin id="909" dir="0" index="3" bw="8" slack="0"/>
<pin id="910" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/28 "/>
</bind>
</comp>

<comp id="915" class="1004" name="select_ln303_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="52" slack="0"/>
<pin id="918" dir="0" index="2" bw="52" slack="0"/>
<pin id="919" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/28 "/>
</bind>
</comp>

<comp id="923" class="1004" name="xor_ln182_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="28"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/29 "/>
</bind>
</comp>

<comp id="928" class="1004" name="x_is_pinf_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="28"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/29 "/>
</bind>
</comp>

<comp id="933" class="1004" name="or_ln185_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="28"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185/29 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln185_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="28"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="64" slack="0"/>
<pin id="942" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/29 "/>
</bind>
</comp>

<comp id="945" class="1004" name="or_ln185_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="28"/>
<pin id="947" dir="0" index="1" bw="1" slack="28"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185_1/29 "/>
</bind>
</comp>

<comp id="949" class="1004" name="select_ln185_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="64" slack="0"/>
<pin id="952" dir="0" index="2" bw="64" slack="0"/>
<pin id="953" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/29 "/>
</bind>
</comp>

<comp id="957" class="1004" name="or_ln309_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="25"/>
<pin id="959" dir="0" index="1" bw="1" slack="1"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309/29 "/>
</bind>
</comp>

<comp id="961" class="1004" name="select_ln310_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="28"/>
<pin id="963" dir="0" index="1" bw="64" slack="0"/>
<pin id="964" dir="0" index="2" bw="64" slack="0"/>
<pin id="965" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln310/29 "/>
</bind>
</comp>

<comp id="968" class="1004" name="out_exp_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="11" slack="1"/>
<pin id="970" dir="0" index="1" bw="11" slack="0"/>
<pin id="971" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/29 "/>
</bind>
</comp>

<comp id="973" class="1004" name="t_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="63" slack="0"/>
<pin id="975" dir="0" index="1" bw="11" slack="0"/>
<pin id="976" dir="0" index="2" bw="52" slack="1"/>
<pin id="977" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/29 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln479_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="63" slack="0"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/29 "/>
</bind>
</comp>

<comp id="984" class="1004" name="bitcast_ln497_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="63" slack="0"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/29 "/>
</bind>
</comp>

<comp id="988" class="1004" name="and_ln309_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="28"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309/29 "/>
</bind>
</comp>

<comp id="993" class="1004" name="xor_ln309_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="28"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309/29 "/>
</bind>
</comp>

<comp id="998" class="1004" name="and_ln309_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_1/29 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="or_ln309_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_1/29 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="xor_ln185_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln185/29 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="and_ln309_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_2/29 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="xor_ln309_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_1/29 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="and_ln309_3_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="28"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_3/29 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="or_ln309_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="28"/>
<pin id="1034" dir="0" index="1" bw="1" slack="1"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_2/29 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="xor_ln309_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_2/29 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="or_ln309_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_3/29 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="and_ln309_4_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_4/29 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="and_ln309_5_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="1"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_5/29 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sel_tmp_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="0" index="3" bw="1" slack="0"/>
<pin id="1064" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/29 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="retval_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="64" slack="0"/>
<pin id="1071" dir="0" index="1" bw="3" slack="0"/>
<pin id="1072" dir="0" index="2" bw="64" slack="0"/>
<pin id="1073" dir="0" index="3" bw="3" slack="0"/>
<pin id="1074" dir="0" index="4" bw="64" slack="0"/>
<pin id="1075" dir="0" index="5" bw="3" slack="0"/>
<pin id="1076" dir="0" index="6" bw="64" slack="0"/>
<pin id="1077" dir="0" index="7" bw="3" slack="0"/>
<pin id="1078" dir="0" index="8" bw="64" slack="0"/>
<pin id="1079" dir="0" index="9" bw="64" slack="0"/>
<pin id="1080" dir="0" index="10" bw="3" slack="0"/>
<pin id="1081" dir="1" index="11" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_1/29 "/>
</bind>
</comp>

<comp id="1093" class="1007" name="grp_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="0"/>
<pin id="1095" dir="0" index="1" bw="15" slack="0"/>
<pin id="1096" dir="0" index="2" bw="19" slack="0"/>
<pin id="1097" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln243/2 add_ln243/4 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="es_sign_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="28"/>
<pin id="1106" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="es_sign "/>
</bind>
</comp>

<comp id="1109" class="1005" name="x_is_NaN_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="28"/>
<pin id="1111" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="1116" class="1005" name="x_is_inf_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="28"/>
<pin id="1118" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="x_is_inf "/>
</bind>
</comp>

<comp id="1122" class="1005" name="e_frac_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="54" slack="1"/>
<pin id="1124" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1133" class="1005" name="select_ln229_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="12" slack="1"/>
<pin id="1135" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln229 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="icmp_ln309_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="28"/>
<pin id="1140" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_10_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="28"/>
<pin id="1148" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="sext_ln227_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="71" slack="2"/>
<pin id="1153" dir="1" index="1" bw="71" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln227 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="sext_ln229_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln229_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="m_fix_l_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="64" slack="1"/>
<pin id="1163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="2"/>
<pin id="1169" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="sext_ln243_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="31" slack="1"/>
<pin id="1174" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln243 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="trunc_ln255_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="59" slack="9"/>
<pin id="1179" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln255 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="shl_ln230_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="64" slack="1"/>
<pin id="1184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln230 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="ashr_ln230_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="1"/>
<pin id="1189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln230 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="sext_ln243_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="31" slack="1"/>
<pin id="1194" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln243_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="icmp_ln309_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="25"/>
<pin id="1199" dir="1" index="1" bw="1" slack="25"/>
</pin_list>
<bind>
<opset="icmp_ln309_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="r_exp_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="13" slack="1"/>
<pin id="1204" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="1209" class="1005" name="sext_ln249_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="71" slack="1"/>
<pin id="1211" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln249 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="tmp_8_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="58" slack="1"/>
<pin id="1216" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="m_diff_hi_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="10"/>
<pin id="1221" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="1224" class="1005" name="Z2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="4"/>
<pin id="1226" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="Z3_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="2"/>
<pin id="1233" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="Z4_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="35" slack="1"/>
<pin id="1238" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="1"/>
<pin id="1243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1246" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="exp_Z4_m_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="36" slack="1"/>
<pin id="1253" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z4_m_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="f_Z3_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="26" slack="1"/>
<pin id="1259" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="exp_Z3_m_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="43" slack="3"/>
<pin id="1264" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="exp_Z3_m_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="zext_ln123_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="79" slack="1"/>
<pin id="1269" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln123 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="zext_ln123_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="79" slack="1"/>
<pin id="1274" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln123_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_s_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="20" slack="1"/>
<pin id="1279" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1282" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="exp_Z2P_m_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="44" slack="1"/>
<pin id="1289" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="40" slack="1"/>
<pin id="1295" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="zext_ln142_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="93" slack="1"/>
<pin id="1301" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="zext_ln142_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="93" slack="1"/>
<pin id="1306" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="1"/>
<pin id="1311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_4_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="36" slack="1"/>
<pin id="1316" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="exp_Z1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="58" slack="5"/>
<pin id="1321" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="exp_Z1P_m_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="50" slack="1"/>
<pin id="1326" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="exp_Z1_hi_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="50" slack="1"/>
<pin id="1331" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi "/>
</bind>
</comp>

<comp id="1334" class="1005" name="zext_ln297_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="99" slack="1"/>
<pin id="1336" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln297 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="zext_ln297_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="99" slack="1"/>
<pin id="1341" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln297_1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="add_ln297_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="58" slack="1"/>
<pin id="1346" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln297 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="mul_ln297_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="99" slack="1"/>
<pin id="1351" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln297 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="icmp_ln309_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln309_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="icmp_ln326_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="1"/>
<pin id="1363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln326 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="trunc_ln336_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="11" slack="1"/>
<pin id="1368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln336 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="select_ln303_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="52" slack="1"/>
<pin id="1373" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="select_ln303 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="106" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="283"><net_src comp="206" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="280" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="280" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="292" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="300" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="300" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="304" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="292" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="300" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="28" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="284" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="352" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="338" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="292" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="370" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="338" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="338" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="362" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="417" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="417" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="440" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="440" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="440" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="457" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="440" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="483" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="44" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="68" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="525" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="525" pin="4"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="534" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="525" pin="4"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="263" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="82" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="50" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="90" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="92" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="593" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="593" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="98" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="100" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="593" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="88" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="593" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="102" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="104" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="650"><net_src comp="618" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="658"><net_src comp="108" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="219" pin="7"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="110" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="112" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="668"><net_src comp="652" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="114" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="116" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="698"><net_src comp="118" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="268" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="120" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="122" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="706" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="124" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="244" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="126" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="128" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="130" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="86" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="757"><net_src comp="754" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="764"><net_src comp="132" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="272" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="134" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="136" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="775"><net_src comp="138" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="86" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="140" pin="0"/><net_sink comp="768" pin=4"/></net>

<net id="781"><net_src comp="768" pin="5"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="778" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="142" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="126" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="90" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="816"><net_src comp="144" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="257" pin="3"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="146" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="134" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="832"><net_src comp="148" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="150" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="152" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="847"><net_src comp="833" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="854"><net_src comp="154" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="156" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="158" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="849" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="862" pin=2"/></net>

<net id="875"><net_src comp="160" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="862" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="162" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="164" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="883"><net_src comp="869" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="166" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="862" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="168" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="862" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="901"><net_src comp="170" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="843" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="172" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="174" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="911"><net_src comp="170" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="843" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="40" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="176" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="920"><net_src comp="849" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="895" pin="4"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="905" pin="4"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="26" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="928" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="186" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="188" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="954"><net_src comp="933" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="938" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="190" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="966"><net_src comp="190" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="967"><net_src comp="188" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="34" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="192" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="973" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="957" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="26" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="988" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="945" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="26" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="1003" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="957" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="26" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1040"><net_src comp="1032" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="26" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1027" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1009" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1065"><net_src comp="194" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="945" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="1015" pin="2"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=3"/></net>

<net id="1082"><net_src comp="196" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1083"><net_src comp="198" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1084"><net_src comp="949" pin="3"/><net_sink comp="1069" pin=2"/></net>

<net id="1085"><net_src comp="200" pin="0"/><net_sink comp="1069" pin=3"/></net>

<net id="1086"><net_src comp="961" pin="3"/><net_sink comp="1069" pin=4"/></net>

<net id="1087"><net_src comp="202" pin="0"/><net_sink comp="1069" pin=5"/></net>

<net id="1088"><net_src comp="190" pin="0"/><net_sink comp="1069" pin=6"/></net>

<net id="1089"><net_src comp="166" pin="0"/><net_sink comp="1069" pin=7"/></net>

<net id="1090"><net_src comp="984" pin="1"/><net_sink comp="1069" pin=8"/></net>

<net id="1091"><net_src comp="204" pin="0"/><net_sink comp="1069" pin=9"/></net>

<net id="1092"><net_src comp="1059" pin="4"/><net_sink comp="1069" pin=10"/></net>

<net id="1098"><net_src comp="475" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="58" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="503" pin="1"/><net_sink comp="1093" pin=2"/></net>

<net id="1101"><net_src comp="1093" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="1103"><net_src comp="1093" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="1107"><net_src comp="284" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1112"><net_src comp="316" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1119"><net_src comp="328" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1125"><net_src comp="362" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1130"><net_src comp="370" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1136"><net_src comp="388" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1141"><net_src comp="396" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1149"><net_src comp="402" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1154"><net_src comp="417" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1159"><net_src comp="421" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1164"><net_src comp="447" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1170"><net_src comp="467" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1175"><net_src comp="475" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1180"><net_src comp="479" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1185"><net_src comp="486" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1190"><net_src comp="491" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1195"><net_src comp="503" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1200"><net_src comp="520" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1205"><net_src comp="564" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1212"><net_src comp="572" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1217"><net_src comp="576" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1222"><net_src comp="598" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1227"><net_src comp="608" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1234"><net_src comp="618" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1239"><net_src comp="628" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1244"><net_src comp="212" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1249"><net_src comp="229" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1254"><net_src comp="669" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1260"><net_src comp="219" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="675" pin=3"/></net>

<net id="1265"><net_src comp="675" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1270"><net_src comp="683" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1275"><net_src comp="688" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1280"><net_src comp="692" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1285"><net_src comp="237" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1290"><net_src comp="721" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1296"><net_src comp="727" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="737" pin=3"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="768" pin=3"/></net>

<net id="1302"><net_src comp="745" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1307"><net_src comp="750" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1312"><net_src comp="250" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1317"><net_src comp="758" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1322"><net_src comp="257" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1327"><net_src comp="800" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1332"><net_src comp="810" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1337"><net_src comp="820" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1342"><net_src comp="824" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1347"><net_src comp="828" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1352"><net_src comp="276" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1357"><net_src comp="879" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1364"><net_src comp="885" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1369"><net_src comp="891" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1374"><net_src comp="915" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="973" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {21 22 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {11 12 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {15 16 }
  - Chain level:
	State 1
		es_sign : 1
		es_exp : 1
		es_sig : 1
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		x_is_NaN : 3
		icmp_ln18_2 : 2
		x_is_inf : 3
		zext_ln486 : 2
		m_exp : 3
		e_frac : 2
		zext_ln221 : 3
		e_frac_1 : 4
		e_frac_2 : 5
		tmp : 4
		sub_ln229 : 2
		sext_ln229 : 3
		select_ln229 : 5
		icmp_ln309 : 4
		tmp_10 : 6
	State 2
		sext_ln227 : 1
		zext_ln229 : 1
		ashr_ln229 : 2
		shl_ln229 : 2
		m_fix : 3
		m_fix_l : 4
		m_fix_hi : 4
		tmp_2 : 4
		sext_ln243 : 5
		mul_ln243 : 6
		trunc_ln255 : 4
	State 3
		shl_ln230 : 1
		ashr_ln230 : 1
	State 4
		sext_ln243_1 : 1
		add_ln243 : 2
		shl_ln2 : 1
		icmp_ln309_2 : 2
	State 5
		tmp_1_cast : 1
		tmp_3 : 1
		trunc_ln243 : 1
		icmp_ln243 : 2
		add_ln243_1 : 2
		select_ln243 : 3
		r_exp : 4
	State 6
		mul_ln249 : 1
	State 7
	State 8
	State 9
	State 10
		tmp_8 : 1
	State 11
		sub_ln255 : 1
		m_diff_hi : 2
		Z2 : 2
		Z3 : 2
		Z4 : 2
		Z4_ind : 2
		zext_ln114 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load : 5
		zext_ln119 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 : 4
		f_Z3 : 5
	State 12
		f_Z4 : 1
		zext_ln115_1 : 2
		exp_Z4_m_1 : 3
	State 13
		zext_ln123 : 1
		mul_ln123 : 2
	State 14
	State 15
		tmp_s : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr : 1
		f_Z2 : 2
	State 16
		add_ln126 : 1
		zext_ln126 : 2
		exp_Z2P_m_1 : 3
		tmp_1 : 1
	State 17
		zext_ln142 : 1
		mul_ln142 : 2
	State 18
	State 19
	State 20
	State 21
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr : 1
		exp_Z1 : 2
		tmp_4 : 1
	State 22
		zext_ln145 : 1
		add_ln145 : 1
		zext_ln145_1 : 2
		exp_Z1P_m_1_l : 3
		exp_Z1P_m_1 : 4
		exp_Z1_hi : 1
	State 23
		mul_ln297 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		add_ln297_1 : 1
		tmp_5 : 2
		r_exp_2 : 3
		tmp_9 : 4
		icmp_ln309_1 : 5
		icmp_ln326 : 4
		trunc_ln336 : 4
		tmp_6 : 2
		tmp_7 : 2
		select_ln303 : 3
	State 29
		t : 1
		zext_ln479 : 2
		bitcast_ln497 : 3
		retval_1 : 1
		ret_ln339 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_263      |    4    |   441   |   256   |
|    mul   |       grp_fu_268      |    6    |   230   |   147   |
|          |       grp_fu_272      |    9    |   334   |    84   |
|          |       grp_fu_276      |    9    |   340   |    86   |
|----------|-----------------------|---------|---------|---------|
|          |    e_frac_2_fu_362    |    0    |    0    |    54   |
|          |  select_ln229_fu_388  |    0    |    0    |    12   |
|          |      m_fix_fu_440     |    0    |    0    |    71   |
|          |  select_ln230_fu_507  |    0    |    0    |    64   |
|          |  select_ln243_fu_556  |    0    |    0    |    13   |
|  select  |      r_exp_fu_564     |    0    |    0    |    13   |
|          |     r_exp_2_fu_862    |    0    |    0    |    13   |
|          |  select_ln303_fu_915  |    0    |    0    |    52   |
|          |  select_ln185_fu_938  |    0    |    0    |    64   |
|          | select_ln185_1_fu_949 |    0    |    0    |    64   |
|          |  select_ln310_fu_961  |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |      m_exp_fu_338     |    0    |    0    |    12   |
|          |   add_ln243_1_fu_550  |    0    |    0    |    14   |
|          |   exp_Z4_m_1_fu_669   |    0    |    0    |    42   |
|          |    add_ln126_fu_712   |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_fu_721  |    0    |    0    |    50   |
|    add   |    add_ln145_fu_785   |    0    |    0    |    51   |
|          |  exp_Z1P_m_1_l_fu_794 |    0    |    0    |    58   |
|          |    add_ln297_fu_828   |    0    |    0    |    65   |
|          |   add_ln297_1_fu_843  |    0    |    0    |   114   |
|          |     r_exp_1_fu_857    |    0    |    0    |    14   |
|          |     out_exp_fu_968    |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   ashr   |   ashr_ln229_fu_428   |    0    |    0    |   175   |
|          |   ashr_ln230_fu_491   |    0    |    0    |   182   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln229_fu_434   |    0    |    0    |   175   |
|          |    shl_ln230_fu_486   |    0    |    0    |   182   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln18_fu_304   |    0    |    0    |    12   |
|          |   icmp_ln18_1_fu_310  |    0    |    0    |    59   |
|          |   icmp_ln18_2_fu_322  |    0    |    0    |    59   |
|   icmp   |   icmp_ln309_fu_396   |    0    |    0    |    12   |
|          |  icmp_ln309_2_fu_520  |    0    |    0    |    78   |
|          |   icmp_ln243_fu_544   |    0    |    0    |    25   |
|          |  icmp_ln309_1_fu_879  |    0    |    0    |    11   |
|          |   icmp_ln326_fu_885   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |    e_frac_1_fu_356    |    0    |    0    |    60   |
|    sub   |    sub_ln229_fu_378   |    0    |    0    |    12   |
|          |    sub_ln255_fu_593   |    0    |    0    |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    x_is_NaN_fu_316    |    0    |    0    |    2    |
|          |    x_is_inf_fu_328    |    0    |    0    |    2    |
|          |    x_is_pinf_fu_928   |    0    |    0    |    2    |
|          |    and_ln309_fu_988   |    0    |    0    |    2    |
|    and   |   and_ln309_1_fu_998  |    0    |    0    |    2    |
|          |  and_ln309_2_fu_1015  |    0    |    0    |    2    |
|          |  and_ln309_3_fu_1027  |    0    |    0    |    2    |
|          |  and_ln309_4_fu_1048  |    0    |    0    |    2    |
|          |  and_ln309_5_fu_1054  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
| sparsemux|    retval_1_fu_1069   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln185_fu_933    |    0    |    0    |    2    |
|          |   or_ln185_1_fu_945   |    0    |    0    |    2    |
|    or    |    or_ln309_fu_957    |    0    |    0    |    2    |
|          |   or_ln309_1_fu_1003  |    0    |    0    |    2    |
|          |   or_ln309_2_fu_1032  |    0    |    0    |    2    |
|          |   or_ln309_3_fu_1042  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln182_fu_923   |    0    |    0    |    2    |
|          |    xor_ln309_fu_993   |    0    |    0    |    2    |
|    xor   |   xor_ln185_fu_1009   |    0    |    0    |    2    |
|          |  xor_ln309_1_fu_1021  |    0    |    0    |    2    |
|          |  xor_ln309_2_fu_1036  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1093      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_206  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     es_sign_fu_284    |    0    |    0    |    0    |
|          |       tmp_fu_370      |    0    |    0    |    0    |
| bitselect|     tmp_10_fu_402     |    0    |    0    |    0    |
|          |      tmp_2_fu_467     |    0    |    0    |    0    |
|          |      tmp_3_fu_534     |    0    |    0    |    0    |
|          |      tmp_5_fu_849     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     es_exp_fu_292     |    0    |    0    |    0    |
|          |     m_fix_l_fu_447    |    0    |    0    |    0    |
|          |    m_fix_hi_fu_457    |    0    |    0    |    0    |
|          |   tmp_1_cast_fu_525   |    0    |    0    |    0    |
|          |      tmp_8_fu_576     |    0    |    0    |    0    |
|          |    m_diff_hi_fu_598   |    0    |    0    |    0    |
|          |       Z2_fu_608       |    0    |    0    |    0    |
|          |       Z3_fu_618       |    0    |    0    |    0    |
|partselect|     Z4_ind_fu_632     |    0    |    0    |    0    |
|          |      f_Z4_fu_652      |    0    |    0    |    0    |
|          |      tmp_s_fu_692     |    0    |    0    |    0    |
|          |      tmp_1_fu_727     |    0    |    0    |    0    |
|          |      tmp_4_fu_758     |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_fu_800  |    0    |    0    |    0    |
|          |    exp_Z1_hi_fu_810   |    0    |    0    |    0    |
|          |      tmp_9_fu_869     |    0    |    0    |    0    |
|          |      tmp_6_fu_895     |    0    |    0    |    0    |
|          |      tmp_7_fu_905     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     es_sig_fu_300     |    0    |    0    |    0    |
|          |   trunc_ln255_fu_479  |    0    |    0    |    0    |
|   trunc  |   trunc_ln243_fu_541  |    0    |    0    |    0    |
|          |       Z4_fu_628       |    0    |    0    |    0    |
|          |   trunc_ln336_fu_891  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln486_fu_334   |    0    |    0    |    0    |
|          |   zext_ln221_fu_352   |    0    |    0    |    0    |
|          |   zext_ln229_fu_424   |    0    |    0    |    0    |
|          |   zext_ln230_fu_483   |    0    |    0    |    0    |
|          |   zext_ln114_fu_642   |    0    |    0    |    0    |
|          |   zext_ln119_fu_647   |    0    |    0    |    0    |
|          |   zext_ln115_fu_662   |    0    |    0    |    0    |
|          |  zext_ln115_1_fu_665  |    0    |    0    |    0    |
|          |   zext_ln123_fu_683   |    0    |    0    |    0    |
|          |  zext_ln123_1_fu_688  |    0    |    0    |    0    |
|          |   zext_ln138_fu_702   |    0    |    0    |    0    |
|   zext   |   zext_ln120_fu_706   |    0    |    0    |    0    |
|          |  zext_ln126_1_fu_709  |    0    |    0    |    0    |
|          |   zext_ln126_fu_717   |    0    |    0    |    0    |
|          |   zext_ln142_fu_745   |    0    |    0    |    0    |
|          |  zext_ln142_1_fu_750  |    0    |    0    |    0    |
|          |   zext_ln292_fu_754   |    0    |    0    |    0    |
|          |   zext_ln145_fu_778   |    0    |    0    |    0    |
|          |  zext_ln145_2_fu_782  |    0    |    0    |    0    |
|          |  zext_ln145_1_fu_790  |    0    |    0    |    0    |
|          |   zext_ln297_fu_820   |    0    |    0    |    0    |
|          |  zext_ln297_1_fu_824  |    0    |    0    |    0    |
|          |  zext_ln297_2_fu_840  |    0    |    0    |    0    |
|          |   zext_ln479_fu_980   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     e_frac_fu_344     |    0    |    0    |    0    |
|          |    m_frac_l_fu_410    |    0    |    0    |    0    |
|          |     shl_ln_fu_496     |    0    |    0    |    0    |
|          |     shl_ln2_fu_512    |    0    |    0    |    0    |
|          |     and_ln_fu_586     |    0    |    0    |    0    |
|bitconcatenate|   exp_Z3_m_1_fu_675   |    0    |    0    |    0    |
|          |   exp_Z2_m_1_fu_737   |    0    |    0    |    0    |
|          |     and_ln1_fu_768    |    0    |    0    |    0    |
|          |     shl_ln1_fu_833    |    0    |    0    |    0    |
|          |        t_fu_973       |    0    |    0    |    0    |
|          |    sel_tmp_fu_1059    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln229_fu_384   |    0    |    0    |    0    |
|          |   sext_ln227_fu_417   |    0    |    0    |    0    |
|   sext   |  sext_ln229_1_fu_421  |    0    |    0    |    0    |
|          |   sext_ln243_fu_475   |    0    |    0    |    0    |
|          |  sext_ln243_1_fu_503  |    0    |    0    |    0    |
|          |   sext_ln249_fu_572   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    29   |   1345  |   2708  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                               Z2_reg_1224                               |    8   |
|                               Z3_reg_1231                               |    8   |
|                               Z4_reg_1236                               |   35   |
|                            add_ln297_reg_1344                           |   58   |
|                           ashr_ln230_reg_1187                           |   64   |
|                            e_frac_2_reg_1122                            |   54   |
|                             es_sign_reg_1104                            |    1   |
|                           exp_Z1P_m_1_reg_1324                          |   50   |
|                            exp_Z1_hi_reg_1329                           |   50   |
|                             exp_Z1_reg_1319                             |   58   |
|                           exp_Z2P_m_1_reg_1287                          |   44   |
|                           exp_Z3_m_1_reg_1262                           |   43   |
|                           exp_Z4_m_1_reg_1251                           |   36   |
|                              f_Z3_reg_1257                              |   26   |
|                          icmp_ln309_1_reg_1354                          |    1   |
|                          icmp_ln309_2_reg_1197                          |    1   |
|                           icmp_ln309_reg_1138                           |    1   |
|                           icmp_ln326_reg_1361                           |    1   |
|                            m_diff_hi_reg_1219                           |    8   |
|                             m_fix_l_reg_1161                            |   64   |
|                            mul_ln297_reg_1349                           |   99   |
|                              r_exp_reg_1202                             |   13   |
|                          select_ln229_reg_1133                          |   12   |
|                          select_ln303_reg_1371                          |   52   |
|                           sext_ln227_reg_1151                           |   71   |
|                          sext_ln229_1_reg_1156                          |   32   |
|                          sext_ln243_1_reg_1192                          |   31   |
|                           sext_ln243_reg_1172                           |   31   |
|                           sext_ln249_reg_1209                           |   71   |
|                            shl_ln230_reg_1182                           |   64   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1309|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1282 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_reg_1246|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1241 |    8   |
|                             tmp_10_reg_1146                             |    1   |
|                              tmp_1_reg_1293                             |   40   |
|                              tmp_2_reg_1167                             |    1   |
|                              tmp_4_reg_1314                             |   36   |
|                              tmp_8_reg_1214                             |   58   |
|                               tmp_reg_1127                              |    1   |
|                              tmp_s_reg_1277                             |   20   |
|                           trunc_ln255_reg_1177                          |   59   |
|                           trunc_ln336_reg_1366                          |   11   |
|                            x_is_NaN_reg_1109                            |    1   |
|                            x_is_inf_reg_1116                            |    1   |
|                          zext_ln123_1_reg_1272                          |   79   |
|                           zext_ln123_reg_1267                           |   79   |
|                          zext_ln142_1_reg_1304                          |   93   |
|                           zext_ln142_reg_1299                           |   93   |
|                          zext_ln297_1_reg_1339                          |   99   |
|                           zext_ln297_reg_1334                           |   99   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |  1890  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_219 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_263    |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_268    |  p0  |   2  |  43  |   86   ||    0    ||    9    |
|     grp_fu_268    |  p1  |   2  |  36  |   72   ||    0    ||    9    |
|     grp_fu_272    |  p0  |   2  |  49  |   98   ||    0    ||    9    |
|     grp_fu_272    |  p1  |   2  |  44  |   88   ||    0    ||    9    |
|     grp_fu_276    |  p0  |   2  |  50  |   100  ||    0    ||    9    |
|     grp_fu_276    |  p1  |   2  |  50  |   100  ||    0    ||    9    |
|    grp_fu_1093    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   666  || 19.1753 ||    0    ||   113   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1345  |  2708  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    0   |   113  |
|  Register |    -   |    -   |  1890  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |   19   |  3235  |  2821  |
+-----------+--------+--------+--------+--------+
