<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: HSE Prediv2 Factor</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">HSE Prediv2 Factor</div>  </div>
<div class="ingroups"><a class="el" href="group__RCCEx__Exported__Constants.html">RCCEx Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga77aff731224dfbb2c08462a25832c613">RCC_HSE_PREDIV2_DIV1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3f68045af8da9e9c7318c26e5dc7c1bf">RCC_HSE_PREDIV2_DIV2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga1a28975061a4cbc84f767add6e760561">RCC_HSE_PREDIV2_DIV3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gab732721e70dcc94163fb752f57fd6f92">RCC_HSE_PREDIV2_DIV4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gafed0d08ed1a9343f6f79e175de5c4d9b">RCC_HSE_PREDIV2_DIV5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gad53924a1fea0bf0b8d7c8f8833a3584c">RCC_HSE_PREDIV2_DIV6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gad291e72ac2f39514a85b8ebab0769ad2">RCC_HSE_PREDIV2_DIV7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga47cb71de4c37ad3d3d00e210fe2c77d2">RCC_HSE_PREDIV2_DIV8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga85c776a8e3dbc498059204b7df2e7bc7">RCC_HSE_PREDIV2_DIV9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gadfbba8d8483a80b626afda585caffc36">RCC_HSE_PREDIV2_DIV10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3c20a5c021997b175f517847c37d74e8">RCC_HSE_PREDIV2_DIV11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga8b77947b9b9a9e8eb750be010acd7332">RCC_HSE_PREDIV2_DIV12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga9c96926a90ad92dfa2d50498e1703f9c">RCC_HSE_PREDIV2_DIV13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga202a08bdf628f80f4f9195e0ee7daa3f">RCC_HSE_PREDIV2_DIV14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#gae4bfacef2da1cd113735456ae4a648b0">RCC_HSE_PREDIV2_DIV15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCCEx__Prediv2__Factor.html#ga81ca14eaeee828624433da6cf5cd5385">RCC_HSE_PREDIV2_DIV16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga77aff731224dfbb2c08462a25832c613"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV1" ref="ga77aff731224dfbb2c08462a25832c613" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga77aff731224dfbb2c08462a25832c613">RCC_HSE_PREDIV2_DIV1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock not divided </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00483">483</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfbba8d8483a80b626afda585caffc36"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV10" ref="gadfbba8d8483a80b626afda585caffc36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gadfbba8d8483a80b626afda585caffc36">RCC_HSE_PREDIV2_DIV10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 10 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00492">492</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c20a5c021997b175f517847c37d74e8"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV11" ref="ga3c20a5c021997b175f517847c37d74e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3c20a5c021997b175f517847c37d74e8">RCC_HSE_PREDIV2_DIV11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 11 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00493">493</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b77947b9b9a9e8eb750be010acd7332"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV12" ref="ga8b77947b9b9a9e8eb750be010acd7332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga8b77947b9b9a9e8eb750be010acd7332">RCC_HSE_PREDIV2_DIV12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 12 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00494">494</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c96926a90ad92dfa2d50498e1703f9c"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV13" ref="ga9c96926a90ad92dfa2d50498e1703f9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga9c96926a90ad92dfa2d50498e1703f9c">RCC_HSE_PREDIV2_DIV13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 13 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00495">495</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga202a08bdf628f80f4f9195e0ee7daa3f"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV14" ref="ga202a08bdf628f80f4f9195e0ee7daa3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga202a08bdf628f80f4f9195e0ee7daa3f">RCC_HSE_PREDIV2_DIV14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 14 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00496">496</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4bfacef2da1cd113735456ae4a648b0"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV15" ref="gae4bfacef2da1cd113735456ae4a648b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gae4bfacef2da1cd113735456ae4a648b0">RCC_HSE_PREDIV2_DIV15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 15 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00497">497</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81ca14eaeee828624433da6cf5cd5385"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV16" ref="ga81ca14eaeee828624433da6cf5cd5385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga81ca14eaeee828624433da6cf5cd5385">RCC_HSE_PREDIV2_DIV16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 16 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00498">498</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f68045af8da9e9c7318c26e5dc7c1bf"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV2" ref="ga3f68045af8da9e9c7318c26e5dc7c1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga3f68045af8da9e9c7318c26e5dc7c1bf">RCC_HSE_PREDIV2_DIV2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 2 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00484">484</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a28975061a4cbc84f767add6e760561"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV3" ref="ga1a28975061a4cbc84f767add6e760561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga1a28975061a4cbc84f767add6e760561">RCC_HSE_PREDIV2_DIV3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 3 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00485">485</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab732721e70dcc94163fb752f57fd6f92"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV4" ref="gab732721e70dcc94163fb752f57fd6f92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gab732721e70dcc94163fb752f57fd6f92">RCC_HSE_PREDIV2_DIV4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 4 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00486">486</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafed0d08ed1a9343f6f79e175de5c4d9b"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV5" ref="gafed0d08ed1a9343f6f79e175de5c4d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gafed0d08ed1a9343f6f79e175de5c4d9b">RCC_HSE_PREDIV2_DIV5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 5 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00487">487</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad53924a1fea0bf0b8d7c8f8833a3584c"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV6" ref="gad53924a1fea0bf0b8d7c8f8833a3584c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gad53924a1fea0bf0b8d7c8f8833a3584c">RCC_HSE_PREDIV2_DIV6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV6</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 6 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00488">488</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad291e72ac2f39514a85b8ebab0769ad2"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV7" ref="gad291e72ac2f39514a85b8ebab0769ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#gad291e72ac2f39514a85b8ebab0769ad2">RCC_HSE_PREDIV2_DIV7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 7 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00489">489</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47cb71de4c37ad3d3d00e210fe2c77d2"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV8" ref="ga47cb71de4c37ad3d3d00e210fe2c77d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga47cb71de4c37ad3d3d00e210fe2c77d2">RCC_HSE_PREDIV2_DIV8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 8 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00490">490</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85c776a8e3dbc498059204b7df2e7bc7"></a><!-- doxytag: member="stm32f1xx_hal_rcc_ex.h::RCC_HSE_PREDIV2_DIV9" ref="ga85c776a8e3dbc498059204b7df2e7bc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCCEx__Prediv2__Factor.html#ga85c776a8e3dbc498059204b7df2e7bc7">RCC_HSE_PREDIV2_DIV9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV2_DIV9</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV2 input clock divided by 9 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html#l00491">491</a> of file <a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:41 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
