Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:51:41 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary/post_place_timing_summary.rpt
| Design       : Boundary
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 966 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 357 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.770    -2148.816                    693                 3925        0.085        0.000                      0                 3925        4.230        0.000                       0                  4442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -8.770    -2148.816                    693                 3925        0.085        0.000                      0                 3925        4.230        0.000                       0                  4442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          693  Failing Endpoints,  Worst Slack       -8.770ns,  Total Violation    -2148.816ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.770ns  (required time - arrival time)
  Source:                 divide_u1/div_replace/div_temp/numer_temp_1_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_u1/result_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 13.144ns (70.169%)  route 5.588ns (29.831%))
  Logic Levels:           56  (CARRY4=43 DSP48E1=2 LUT1=3 LUT2=2 LUT3=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4441, unset)         0.704     0.704    divide_u1/div_replace/div_temp/clock
    SLICE_X25Y45         FDRE                                         r  divide_u1/div_replace/div_temp/numer_temp_1_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  divide_u1/div_replace/div_temp/numer_temp_1_q_reg[3]_replica/Q
                         net (fo=2, estimated)        0.597     1.642    divide_u1/div_replace/div_temp/numer_temp_1_q[3]_repN
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.097     1.739 r  divide_u1/div_replace/div_temp/prelim_result_i_366/O
                         net (fo=1, routed)           0.000     1.739    divide_u1/div_replace/div_temp/prelim_result_i_366_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.141 r  divide_u1/div_replace/div_temp/prelim_result_i_324/CO[3]
                         net (fo=1, estimated)        0.000     2.141    divide_u1/div_replace/div_temp/prelim_result_i_324_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.233 r  divide_u1/div_replace/div_temp/prelim_result_i_296/CO[3]
                         net (fo=1, estimated)        0.000     2.233    divide_u1/div_replace/div_temp/prelim_result_i_296_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.325 r  divide_u1/div_replace/div_temp/prelim_result_i_268/CO[3]
                         net (fo=1, estimated)        0.000     2.325    divide_u1/div_replace/div_temp/prelim_result_i_268_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.417 r  divide_u1/div_replace/div_temp/prelim_result_i_240/CO[3]
                         net (fo=1, estimated)        0.000     2.417    divide_u1/div_replace/div_temp/prelim_result_i_240_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.509 r  divide_u1/div_replace/div_temp/prelim_result_i_212/CO[3]
                         net (fo=1, estimated)        0.000     2.509    divide_u1/div_replace/div_temp/prelim_result_i_212_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.601 r  divide_u1/div_replace/div_temp/prelim_result_i_184/CO[3]
                         net (fo=1, estimated)        0.000     2.601    divide_u1/div_replace/div_temp/prelim_result_i_184_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.693 r  divide_u1/div_replace/div_temp/prelim_result_i_156/CO[3]
                         net (fo=1, estimated)        0.000     2.693    divide_u1/div_replace/div_temp/prelim_result_i_156_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.785 r  divide_u1/div_replace/div_temp/prelim_result_i_126/CO[3]
                         net (fo=1, estimated)        0.000     2.785    divide_u1/div_replace/div_temp/prelim_result_i_126_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.877 r  divide_u1/div_replace/div_temp/prelim_result_i_105/CO[3]
                         net (fo=1, estimated)        0.000     2.877    divide_u1/div_replace/div_temp/prelim_result_i_105_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.969 r  divide_u1/div_replace/div_temp/prelim_result_i_88/CO[3]
                         net (fo=1, estimated)        0.000     2.969    divide_u1/div_replace/div_temp/prelim_result_i_88_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.061 r  divide_u1/div_replace/div_temp/prelim_result_i_80/CO[3]
                         net (fo=1, estimated)        0.000     3.061    divide_u1/div_replace/div_temp/prelim_result_i_80_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     3.235 r  divide_u1/div_replace/div_temp/prelim_result_i_42/CO[2]
                         net (fo=127, estimated)      0.747     3.982    divide_u1/div_replace/div_temp/quotient[0]
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.230     4.212 r  divide_u1/div_replace/div_temp/prelim_result_i_427/O
                         net (fo=1, estimated)        0.294     4.506    divide_u1/div_replace/div_temp/prelim_result_i_427_n_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.245     4.751 r  divide_u1/div_replace/div_temp/prelim_result_i_401/O
                         net (fo=1, routed)           0.000     4.751    divide_u1/div_replace/div_temp/prelim_result_i_401_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.163 r  divide_u1/div_replace/div_temp/prelim_result_i_368/CO[3]
                         net (fo=1, estimated)        0.000     5.163    divide_u1/div_replace/div_temp/prelim_result_i_368_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.252 r  divide_u1/div_replace/div_temp/prelim_result_i_333/CO[3]
                         net (fo=1, estimated)        0.000     5.252    divide_u1/div_replace/div_temp/prelim_result_i_333_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.341 r  divide_u1/div_replace/div_temp/prelim_result_i_305/CO[3]
                         net (fo=1, estimated)        0.000     5.341    divide_u1/div_replace/div_temp/prelim_result_i_305_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.430 r  divide_u1/div_replace/div_temp/prelim_result_i_277/CO[3]
                         net (fo=1, estimated)        0.000     5.430    divide_u1/div_replace/div_temp/prelim_result_i_277_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.519 r  divide_u1/div_replace/div_temp/prelim_result_i_249/CO[3]
                         net (fo=1, estimated)        0.000     5.519    divide_u1/div_replace/div_temp/prelim_result_i_249_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.608 r  divide_u1/div_replace/div_temp/prelim_result_i_221/CO[3]
                         net (fo=1, estimated)        0.000     5.608    divide_u1/div_replace/div_temp/prelim_result_i_221_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.697 r  divide_u1/div_replace/div_temp/prelim_result_i_193/CO[3]
                         net (fo=1, estimated)        0.000     5.697    divide_u1/div_replace/div_temp/prelim_result_i_193_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.786 r  divide_u1/div_replace/div_temp/prelim_result_i_165/CO[3]
                         net (fo=1, estimated)        0.000     5.786    divide_u1/div_replace/div_temp/prelim_result_i_165_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.875 r  divide_u1/div_replace/div_temp/prelim_result_i_135/CO[3]
                         net (fo=1, estimated)        0.000     5.875    divide_u1/div_replace/div_temp/prelim_result_i_135_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.964 r  divide_u1/div_replace/div_temp/prelim_result_i_114/CO[3]
                         net (fo=1, estimated)        0.000     5.964    divide_u1/div_replace/div_temp/prelim_result_i_114_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.053 r  divide_u1/div_replace/div_temp/prelim_result_i_97/CO[3]
                         net (fo=1, estimated)        0.000     6.053    divide_u1/div_replace/div_temp/prelim_result_i_97_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.142 f  divide_u1/div_replace/div_temp/prelim_result_i_87/CO[3]
                         net (fo=1, estimated)        0.345     6.487    divide_u1/div_replace/div_temp/quotient_temp[0]
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.097     6.584 r  divide_u1/div_replace/div_temp/prelim_result_i_75/O
                         net (fo=1, estimated)        0.217     6.801    divide_u1/div_replace/div_temp/p_0_in[0]
    SLICE_X31Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     7.233 r  divide_u1/div_replace/div_temp/prelim_result_i_41/CO[3]
                         net (fo=1, estimated)        0.000     7.233    divide_u1/div_replace/div_temp/prelim_result_i_41_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.463 r  divide_u1/div_replace/div_temp/r_dl_b__30_reg[7]_i_2/O[1]
                         net (fo=1, estimated)        0.489     7.952    divide_u1/div_replace/div_temp/quotient0[6]
    SLICE_X37Y66         LUT5 (Prop_lut5_I3_O)        0.225     8.177 r  divide_u1/div_replace/div_temp/r_dl_b__30[5]_i_1/O
                         net (fo=6, estimated)        0.234     8.411    divide_u1/div_replace/div_temp/uz_mover[31]_25
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.097     8.508 r  divide_u1/div_replace/div_temp/prelim_result__1_i_51/O
                         net (fo=1, routed)           0.000     8.508    divide_u1/div_replace/div_temp/prelim_result__1_i_51_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.910 r  divide_u1/div_replace/div_temp/prelim_result__1_i_23__1/CO[3]
                         net (fo=1, estimated)        0.000     8.910    divide_u1/div_replace/div_temp/prelim_result__1_i_23__1_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.090 f  divide_u1/div_replace/div_temp/prelim_result__1_i_21__1/O[2]
                         net (fo=2, estimated)        0.409     9.499    divide_u1/div_replace/div_temp/dataa02_out__0[10]
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.217     9.716 r  divide_u1/div_replace/div_temp/prelim_result__1_i_39/O
                         net (fo=1, routed)           0.000     9.716    divide_u1/div_replace/div_temp/prelim_result__1_i_39_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.128 r  divide_u1/div_replace/div_temp/prelim_result__1_i_20/CO[3]
                         net (fo=1, estimated)        0.000    10.128    divide_u1/div_replace/div_temp/prelim_result__1_i_20_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.362 r  divide_u1/div_replace/div_temp/prelim_result__1_i_18/O[3]
                         net (fo=1, estimated)        0.431    10.793    divide_u1/div_replace/div_temp/mult_u1/opa_comp[16]
    SLICE_X36Y77         LUT3 (Prop_lut3_I0_O)        0.234    11.027 r  divide_u1/div_replace/div_temp/prelim_result__1_i_1/O
                         net (fo=2, estimated)        0.408    11.435    mult_u1/prelim_result_0[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    14.405 r  mult_u1/prelim_result__1/PCOUT[47]
                         net (fo=1, estimated)        0.000    14.405    mult_u1/prelim_result__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.512 r  mult_u1/prelim_result__2/P[0]
                         net (fo=2, estimated)        0.610    16.122    mult_u1/p_1_in[17]
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.097    16.219 r  mult_u1/prelim_result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.219    mult_u1/prelim_result_carry_i_3_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.631 r  mult_u1/prelim_result_carry/CO[3]
                         net (fo=1, estimated)        0.000    16.631    mult_u1/prelim_result_carry_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.720 r  mult_u1/prelim_result_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    16.720    mult_u1/prelim_result_carry__0_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.809 r  mult_u1/prelim_result_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    16.809    mult_u1/prelim_result_carry__1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.898 r  mult_u1/prelim_result_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    16.898    mult_u1/prelim_result_carry__2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    17.079 f  mult_u1/prelim_result_carry__3/O[2]
                         net (fo=2, estimated)        0.334    17.413    mult_u1/prelim_result__137[34]
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.230    17.643 r  mult_u1/result[36]_i_5/O
                         net (fo=1, routed)           0.000    17.643    mult_u1/p_0_in[34]
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.045 r  mult_u1/result_reg[36]_i_2/CO[3]
                         net (fo=1, estimated)        0.007    18.052    mult_u1/result_reg[36]_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.144 r  mult_u1/result_reg[40]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.144    mult_u1/result_reg[40]_i_2_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.236 r  mult_u1/result_reg[44]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.236    mult_u1/result_reg[44]_i_2_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.328 r  mult_u1/result_reg[48]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.328    mult_u1/result_reg[48]_i_2_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.420 r  mult_u1/result_reg[52]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.420    mult_u1/result_reg[52]_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.512 r  mult_u1/result_reg[56]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.512    mult_u1/result_reg[56]_i_2_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.604 r  mult_u1/result_reg[60]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.604    mult_u1/result_reg[60]_i_2_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.761 r  mult_u1/result_reg[62]_i_2/O[0]
                         net (fo=1, estimated)        0.466    19.227    mult_u1/prelim_result_comp[61]
    SLICE_X29Y80         LUT4 (Prop_lut4_I0_O)        0.209    19.436 r  mult_u1/result[61]_i_1/O
                         net (fo=1, routed)           0.000    19.436    mult_u1/result_changed[61]
    SLICE_X29Y80         FDRE                                         r  mult_u1/result_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=4441, unset)         0.669    10.669    mult_u1/clock
    SLICE_X29Y80         FDRE                                         r  mult_u1/result_reg[61]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X29Y80         FDRE (Setup_fdre_C_D)        0.033    10.666    mult_u1/result_reg[61]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -19.436    
  -------------------------------------------------------------------
                         slack                                 -8.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_uz__29_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uz__57_reg[26]_srl28___r_x__27_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.757%)  route 0.148ns (51.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4441, unset)         0.411     0.411    clock
    SLICE_X43Y57         FDRE                                         r  r_uz__29_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  r_uz__29_reg[26]/Q
                         net (fo=2, estimated)        0.148     0.700    r_uz__29[26]
    SLICE_X42Y56         SRLC32E                                      r  r_uz__57_reg[26]_srl28___r_x__27_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4441, unset)         0.432     0.432    clock
    SLICE_X42Y56         SRLC32E                                      r  r_uz__57_reg[26]_srl28___r_x__27_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y56         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    r_uz__57_reg[26]_srl28___r_x__27_reg_r
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X94Y95  divide_u1/div_replace/div_temp/denom0_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X54Y82  divide_u1/div_replace/div_temp/numer_temp_51_q_reg[46]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X54Y82  divide_u1/div_replace/div_temp/numer_temp_51_q_reg[46]_srl5/CLK



