<stg><name>img_process</name>


<trans_list>

<trans id="338" from="1" to="2">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="2" to="9">
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="2" to="3">
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="7" to="8">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="8" to="2">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="9" to="16">
<condition id="183">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="10">
<condition id="190">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="10" to="11">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="11" to="12">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="12" to="13">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="13" to="14">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="14" to="15">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="9">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="16" to="18">
<condition id="191">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="16" to="17">
<condition id="193">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="16">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="18" to="19">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="19" to="43">
<condition id="131">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="19" to="20">
<condition id="133">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="27">
<condition id="194">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="20" to="21">
<condition id="201">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="24">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="24" to="25">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="25" to="26">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="20">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="27" to="28">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="28" to="39">
<condition id="202">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="28" to="29">
<condition id="213">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="29" to="30">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="30" to="31">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="31" to="32">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="32" to="33">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="33" to="34">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="34" to="35">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="35" to="36">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="36" to="37">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="37" to="38">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="38" to="28">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="39" to="40">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="40" to="41">
<condition id="163">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="40" to="19">
<condition id="169">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="41" to="42">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="42" to="40">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="43" to="45">
<condition id="214">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="43" to="44">
<condition id="216">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="44" to="43">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rgb_data_in), !map !9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rgb_data_out), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %isobelInvert) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iminsobelSensitivity) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imaxsobelSensitivity) nounwind, !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @img_process_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %imaxsobelSensitivity_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imaxsobelSensitivity)

]]></node>
<StgValue><ssdm name="imaxsobelSensitivity_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %iminsobelSensitivity_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %iminsobelSensitivity)

]]></node>
<StgValue><ssdm name="iminsobelSensitivity_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %isobelInvert_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %isobelInvert)

]]></node>
<StgValue><ssdm name="isobelInvert_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:9  %pixel = alloca i32, align 4

]]></node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %rgb_data_out, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %rgb_data_in, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %pix_j = phi i12 [ 0, %0 ], [ %pix_j_2, %2 ]

]]></node>
<StgValue><ssdm name="pix_j"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %exitcond = icmp eq i12 %pix_j, -2048

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %pix_j_2 = add i12 %pix_j, 1

]]></node>
<StgValue><ssdm name="pix_j_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %.preheader31, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %pixel_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

]]></node>
<StgValue><ssdm name="pixel_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store volatile i32 %pixel_1, i32* %pixel, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32">
<![CDATA[
:5  %pixel_load = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32">
<![CDATA[
:6  %in_B = trunc i32 %pixel_load to i8

]]></node>
<StgValue><ssdm name="in_B"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="13" op_0_bw="8">
<![CDATA[
:18  %tmp_4_i_cast = zext i8 %in_B to i13

]]></node>
<StgValue><ssdm name="tmp_4_i_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32">
<![CDATA[
:7  %pixel_load_1 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %in_G = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="in_G"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32">
<![CDATA[
:9  %pixel_load_2 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_2, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:11  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_1, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="15" op_0_bw="14">
<![CDATA[
:12  %p_shl1_i_cast = zext i14 %p_shl1_i to i15

]]></node>
<StgValue><ssdm name="p_shl1_i_cast"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:13  %p_shl2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="15" op_0_bw="9">
<![CDATA[
:14  %p_shl2_i_cast = zext i9 %p_shl2_i to i15

]]></node>
<StgValue><ssdm name="p_shl2_i_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="8">
<![CDATA[
:15  %tmp_2_i_cast1 = zext i8 %in_G to i9

]]></node>
<StgValue><ssdm name="tmp_2_i_cast1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp6 = add i15 %p_shl1_i_cast, %p_shl2_i_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp8 = add i9 128, %tmp_2_i_cast1

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="13" op_0_bw="9">
<![CDATA[
:24  %tmp22_cast = zext i9 %tmp8 to i13

]]></node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp9 = add i13 %tmp_5_i, %tmp22_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:16  %p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="15">
<![CDATA[
:17  %p_shl_i_cast = zext i15 %p_shl_i to i16

]]></node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="15">
<![CDATA[
:21  %tmp20_cast = zext i15 %tmp6 to i16

]]></node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp7 = add i16 %p_shl_i_cast, %tmp20_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="13">
<![CDATA[
:26  %tmp21_cast = zext i13 %tmp9 to i16

]]></node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_8_i = add i16 %tmp7, %tmp21_cast

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %y = add i8 16, %tmp_i

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="12">
<![CDATA[
:30  %tmp_5 = zext i12 %pix_j to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %line_buffer_addr = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="line_buffer_addr"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:32  store i8 %y, i8* %line_buffer_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:33  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader31:0  %pix_j_1 = phi i12 [ %pix_j_6, %3 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="pix_j_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader31:1  %exitcond1 = icmp eq i12 %pix_j_1, -2048

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader31:2  %pix_j_6 = add i12 %pix_j_1, 1

]]></node>
<StgValue><ssdm name="pix_j_6"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:3  br i1 %exitcond1, label %.preheader28, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30  %line_buffer_addr1 = xor i12 %pix_j_1, -2048

]]></node>
<StgValue><ssdm name="line_buffer_addr1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %pixel_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

]]></node>
<StgValue><ssdm name="pixel_2"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store volatile i32 %pixel_2, i32* %pixel, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
:5  %pixel_load_3 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_3"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="32">
<![CDATA[
:6  %in_B_1 = trunc i32 %pixel_load_3 to i8

]]></node>
<StgValue><ssdm name="in_B_1"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="13" op_0_bw="8">
<![CDATA[
:18  %tmp_4_i1_cast = zext i8 %in_B_1 to i13

]]></node>
<StgValue><ssdm name="tmp_4_i1_cast"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
:7  %pixel_load_4 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_4"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %in_G_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="in_G_1"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:9  %pixel_load_5 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_5"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_5, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:11  %p_shl1_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_7, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="15" op_0_bw="14">
<![CDATA[
:12  %p_shl1_i1_cast = zext i14 %p_shl1_i1 to i15

]]></node>
<StgValue><ssdm name="p_shl1_i1_cast"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:13  %p_shl2_i1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_7, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="15" op_0_bw="9">
<![CDATA[
:14  %p_shl2_i1_cast = zext i9 %p_shl2_i1 to i15

]]></node>
<StgValue><ssdm name="p_shl2_i1_cast"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="9" op_0_bw="8">
<![CDATA[
:15  %tmp_2_i1_cast1 = zext i8 %in_G_1 to i9

]]></node>
<StgValue><ssdm name="tmp_2_i1_cast1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp5 = add i15 %p_shl2_i1_cast, %p_shl1_i1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp11 = add i9 128, %tmp_2_i1_cast1

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="13" op_0_bw="9">
<![CDATA[
:24  %tmp26_cast = zext i9 %tmp11 to i13

]]></node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp12 = add i13 %tmp26_cast, %tmp_5_i1

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:16  %p_shl_i1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G_1, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="16" op_0_bw="15">
<![CDATA[
:17  %p_shl_i1_cast = zext i15 %p_shl_i1 to i16

]]></node>
<StgValue><ssdm name="p_shl_i1_cast"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="16" op_0_bw="15">
<![CDATA[
:21  %tmp24_cast = zext i15 %tmp5 to i16

]]></node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp10 = add i16 %tmp24_cast, %p_shl_i1_cast

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="13">
<![CDATA[
:26  %tmp25_cast = zext i13 %tmp12 to i16

]]></node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_8_i1 = add i16 %tmp25_cast, %tmp10

]]></node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_i1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %y_1 = add i8 16, %tmp_i1

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="12">
<![CDATA[
:31  %tmp_3 = zext i12 %line_buffer_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %line_buffer_addr_1 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="line_buffer_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:33  store i8 %y_1, i8* %line_buffer_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:34  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader28:0  %p_01_rec = phi i12 [ %p_rec3, %4 ], [ 0, %.preheader31 ]

]]></node>
<StgValue><ssdm name="p_01_rec"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader28:1  %exitcond2 = icmp eq i12 %p_01_rec, -2048

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader28:2  %p_rec3 = add i12 %p_01_rec, 1

]]></node>
<StgValue><ssdm name="p_rec3"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:3  br i1 %exitcond2, label %.preheader26.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader26.preheader:0  %not_tmp_8 = icmp ne i32 %isobelInvert_read, 0

]]></node>
<StgValue><ssdm name="not_tmp_8"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader26.preheader:1  %tmp_9_cast = select i1 %not_tmp_8, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:2  br label %.preheader26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader26:0  %pix_i = phi i11 [ %pix_i_1, %11 ], [ 2, %.preheader26.preheader ]

]]></node>
<StgValue><ssdm name="pix_i"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader26:1  %exitcond3 = icmp eq i11 %pix_i, -968

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:2  br i1 %exitcond3, label %.preheader, label %.preheader23.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23.preheader:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:1  br label %.preheader23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader23:0  %pix_j_3 = phi i12 [ %pix_j_7, %5 ], [ 0, %.preheader23.preheader ]

]]></node>
<StgValue><ssdm name="pix_j_3"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader23:1  %exitcond4 = icmp eq i12 %pix_j_3, -2048

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader23:2  %pix_j_7 = add i12 %pix_j_3, 1

]]></node>
<StgValue><ssdm name="pix_j_7"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:3  br i1 %exitcond4, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="165" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %pixel_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

]]></node>
<StgValue><ssdm name="pixel_3"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store volatile i32 %pixel_3, i32* %pixel, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32">
<![CDATA[
:5  %pixel_load_6 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_6"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="32">
<![CDATA[
:6  %in_B_2 = trunc i32 %pixel_load_6 to i8

]]></node>
<StgValue><ssdm name="in_B_2"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="13" op_0_bw="8">
<![CDATA[
:18  %tmp_4_i2_cast = zext i8 %in_B_2 to i13

]]></node>
<StgValue><ssdm name="tmp_4_i2_cast"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32">
<![CDATA[
:7  %pixel_load_7 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_7"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %in_G_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_7, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="in_G_2"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32">
<![CDATA[
:9  %pixel_load_8 = load volatile i32* %pixel, align 4

]]></node>
<StgValue><ssdm name="pixel_load_8"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_8, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:11  %p_shl1_i2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_4, i6 0)

]]></node>
<StgValue><ssdm name="p_shl1_i2"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="15" op_0_bw="14">
<![CDATA[
:12  %p_shl1_i2_cast = zext i14 %p_shl1_i2 to i15

]]></node>
<StgValue><ssdm name="p_shl1_i2_cast"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:13  %p_shl2_i2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_4, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2_i2"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="15" op_0_bw="9">
<![CDATA[
:14  %p_shl2_i2_cast = zext i9 %p_shl2_i2 to i15

]]></node>
<StgValue><ssdm name="p_shl2_i2_cast"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="9" op_0_bw="8">
<![CDATA[
:15  %tmp_2_i2_cast1 = zext i8 %in_G_2 to i9

]]></node>
<StgValue><ssdm name="tmp_2_i2_cast1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast

]]></node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp14 = add i15 %p_shl1_i2_cast, %p_shl2_i2_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp16 = add i9 128, %tmp_2_i2_cast1

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="13" op_0_bw="9">
<![CDATA[
:24  %tmp30_cast = zext i9 %tmp16 to i13

]]></node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %tmp17 = add i13 %tmp_5_i2, %tmp30_cast

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:16  %p_shl_i2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G_2, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i2"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="16" op_0_bw="15">
<![CDATA[
:17  %p_shl_i2_cast = zext i15 %p_shl_i2 to i16

]]></node>
<StgValue><ssdm name="p_shl_i2_cast"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="16" op_0_bw="15">
<![CDATA[
:21  %tmp28_cast = zext i15 %tmp14 to i16

]]></node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp15 = add i16 %p_shl_i2_cast, %tmp28_cast

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="13">
<![CDATA[
:26  %tmp29_cast = zext i13 %tmp17 to i16

]]></node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_8_i2 = add i16 %tmp15, %tmp29_cast

]]></node>
<StgValue><ssdm name="tmp_8_i2"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i2, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %y_2 = add i8 16, %tmp_i2

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
:30  %line_buffer_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 1, i12 %pix_j_3)

]]></node>
<StgValue><ssdm name="line_buffer_addr2"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="32">
<![CDATA[
:31  %tmp_10 = zext i32 %line_buffer_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %line_buffer_addr_2 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="line_buffer_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:33  store i8 %y_2, i8* %line_buffer_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:34  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="203" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %pix_j_4 = phi i11 [ 1, %6 ], [ %pix_j_9, %_ifconv ]

]]></node>
<StgValue><ssdm name="pix_j_4"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:1  %p_12_pn_rec = phi i11 [ 0, %6 ], [ %p_23_rec, %_ifconv ]

]]></node>
<StgValue><ssdm name="p_12_pn_rec"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %exitcond6 = icmp eq i11 %p_12_pn_rec, -2

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %p_23_rec = add i11 %p_12_pn_rec, 1

]]></node>
<StgValue><ssdm name="p_23_rec"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %8, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:3  %tmp_12 = add i11 -1, %pix_j_4

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:4  %tmp_13 = zext i11 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %line_buffer_addr_3 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="line_buffer_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:6  %line_buffer_load = load i8* %line_buffer_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:8  %pix_j_9 = add i11 1, %pix_j_4

]]></node>
<StgValue><ssdm name="pix_j_9"/></StgValue>
</operation>

<operation id="215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:9  %tmp_14 = zext i11 %pix_j_9 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %line_buffer_addr_4 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="line_buffer_addr_4"/></StgValue>
</operation>

<operation id="217" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:11  %line_buffer_load_1 = load i8* %line_buffer_addr_4, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="218" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:6  %line_buffer_load = load i8* %line_buffer_addr_3, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:11  %line_buffer_load_1 = load i8* %line_buffer_addr_4, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_1"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
_ifconv:13  %line_buffer_addr5 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %tmp_12)

]]></node>
<StgValue><ssdm name="line_buffer_addr5"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_15 = zext i32 %line_buffer_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %line_buffer_addr_5 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="line_buffer_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:16  %line_buffer_load_2 = load i8* %line_buffer_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
_ifconv:18  %line_buffer_addr6 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %pix_j_9)

]]></node>
<StgValue><ssdm name="line_buffer_addr6"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:19  %tmp_16 = zext i32 %line_buffer_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %line_buffer_addr_6 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="line_buffer_addr_6"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:21  %line_buffer_load_3 = load i8* %line_buffer_addr_6, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="228" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:16  %line_buffer_load_2 = load i8* %line_buffer_addr_5, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_2"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:17  %tmp_19_cast = zext i8 %line_buffer_load_2 to i9

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:21  %line_buffer_load_3 = load i8* %line_buffer_addr_6, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_3"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:22  %tmp_20_cast = zext i8 %line_buffer_load_3 to i9

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
_ifconv:23  %line_buffer_addr7 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %tmp_12)

]]></node>
<StgValue><ssdm name="line_buffer_addr7"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_17 = zext i32 %line_buffer_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %line_buffer_addr_7 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="line_buffer_addr_7"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:26  %line_buffer_load_4 = load i8* %line_buffer_addr_7, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_4"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:29  %tmp = sub i9 %tmp_20_cast, %tmp_19_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
_ifconv:32  %line_buffer_addr8 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_9)

]]></node>
<StgValue><ssdm name="line_buffer_addr8"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_30 = zext i32 %line_buffer_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %line_buffer_addr_8 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="line_buffer_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:35  %line_buffer_load_5 = load i8* %line_buffer_addr_8, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:7  %tmp_16_cast = zext i8 %line_buffer_load to i9

]]></node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:12  %tmp_18_cast = zext i8 %line_buffer_load_1 to i9

]]></node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:26  %line_buffer_load_4 = load i8* %line_buffer_addr_7, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_4"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv:30  %tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp, i1 false)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:31  %tmp1_cast = sext i10 %tmp_23 to i11

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:35  %line_buffer_load_5 = load i8* %line_buffer_addr_8, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_5"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:38  %tmp_18 = sub i9 %tmp_18_cast, %tmp_16_cast

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:39  %tmp_23_cast_cast = sext i9 %tmp_18 to i11

]]></node>
<StgValue><ssdm name="tmp_23_cast_cast"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40  %tmp_19 = add i11 %tmp1_cast, %tmp_23_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:43  %tmp_36 = zext i11 %pix_j_4 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %line_buffer_addr_9 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="line_buffer_addr_9"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:45  %line_buffer_load_6 = load i8* %line_buffer_addr_9, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_6"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
_ifconv:47  %line_buffer_addr10 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_4)

]]></node>
<StgValue><ssdm name="line_buffer_addr10"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:48  %tmp_37 = zext i32 %line_buffer_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:49  %line_buffer_addr_10 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_37

]]></node>
<StgValue><ssdm name="line_buffer_addr_10"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:50  %line_buffer_load_7 = load i8* %line_buffer_addr_10, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_7"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:55  %tmp_21 = add i9 %tmp_16_cast, %tmp_18_cast

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:27  %tmp_14_cast = zext i8 %line_buffer_load_4 to i11

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="10" op_0_bw="8">
<![CDATA[
_ifconv:28  %tmp_21_cast = zext i8 %line_buffer_load_4 to i10

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:36  %tmp_16_cast1 = zext i8 %line_buffer_load_5 to i11

]]></node>
<StgValue><ssdm name="tmp_16_cast1"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="8">
<![CDATA[
_ifconv:37  %tmp_22_cast = zext i8 %line_buffer_load_5 to i10

]]></node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:41  %tmp_20 = sub i11 %tmp_19, %tmp_14_cast

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %x_weight = add i11 %tmp_20, %tmp_16_cast1

]]></node>
<StgValue><ssdm name="x_weight"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:45  %line_buffer_load_6 = load i8* %line_buffer_addr_9, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_6"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:46  %tmp_27_cast = zext i8 %line_buffer_load_6 to i9

]]></node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:50  %line_buffer_load_7 = load i8* %line_buffer_addr_10, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_7"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:51  %tmp_28_cast = zext i8 %line_buffer_load_7 to i9

]]></node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:52  %tmp2 = sub i9 %tmp_27_cast, %tmp_28_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:56  %tmp_29_cast = zext i9 %tmp_21 to i10

]]></node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:57  %tmp_22 = sub i10 %tmp_29_cast, %tmp_21_cast

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:58  %tmp_24 = sub i10 %tmp_22, %tmp_22_cast

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ifconv:53  %tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:54  %tmp3_cast = sext i10 %tmp_38 to i11

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:59  %tmp_31_cast_cast = sext i10 %tmp_24 to i11

]]></node>
<StgValue><ssdm name="tmp_31_cast_cast"/></StgValue>
</operation>

<operation id="275" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:60  %y_weight = add i11 %tmp3_cast, %tmp_31_cast_cast

]]></node>
<StgValue><ssdm name="y_weight"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:61  %tmp_25 = icmp sgt i11 %x_weight, 0

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:62  %tmp_26 = sub i11 0, %x_weight

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:63  %x_weight_1 = select i1 %tmp_25, i11 %x_weight, i11 %tmp_26

]]></node>
<StgValue><ssdm name="x_weight_1"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:65  %tmp_27 = icmp sgt i11 %y_weight, 0

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:64  %x_weight_1_cast = sext i11 %x_weight_1 to i12

]]></node>
<StgValue><ssdm name="x_weight_1_cast"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:66  %tmp_28 = sub i11 0, %y_weight

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:67  %y_weight_1 = select i1 %tmp_27, i11 %y_weight, i11 %tmp_28

]]></node>
<StgValue><ssdm name="y_weight_1"/></StgValue>
</operation>

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:68  %y_weight_1_cast = sext i11 %y_weight_1 to i12

]]></node>
<StgValue><ssdm name="y_weight_1_cast"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:69  %edge_weight = add i12 %x_weight_1_cast, %y_weight_1_cast

]]></node>
<StgValue><ssdm name="edge_weight"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:71  %tmp_39 = trunc i12 %edge_weight to i8

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="286" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:70  %tmp_29 = icmp slt i12 %edge_weight, 255

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:72  %edge_val = xor i8 %tmp_39, -1

]]></node>
<StgValue><ssdm name="edge_val"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:73  %edge_val1 = select i1 %tmp_29, i8 %edge_val, i8 0

]]></node>
<StgValue><ssdm name="edge_val1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="289" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:74  %tmp_31 = zext i8 %edge_val1 to i32

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="290" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:75  %tmp_32 = icmp sgt i32 %tmp_31, %imaxsobelSensitivity_read

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="291" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76  %tmp_33 = icmp slt i32 %tmp_31, %iminsobelSensitivity_read

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="292" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:77  %p_edge_val = select i1 %tmp_32, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="p_edge_val"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %tmp_34 = or i1 %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:79  %edge_val_2 = select i1 %tmp_34, i8 %p_edge_val, i8 %edge_val1

]]></node>
<StgValue><ssdm name="edge_val_2"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:80  %edge_val_1 = xor i8 %edge_val_2, %tmp_9_cast

]]></node>
<StgValue><ssdm name="edge_val_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="296" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2046, i64 2046, i64 2046) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="297" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
_ifconv:81  %tmp_35 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 -1, i8 %edge_val_1, i8 %edge_val_1, i8 %edge_val_1)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:82  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 %tmp_35)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:83  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:84  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="303" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %pix_j_5 = phi i11 [ 0, %8 ], [ %pix_j_8, %10 ]

]]></node>
<StgValue><ssdm name="pix_j_5"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond5 = icmp eq i11 %pix_j_5, -128

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %pix_j_8 = add i11 %pix_j_5, 1

]]></node>
<StgValue><ssdm name="pix_j_8"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %11, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:0  %line_buffer_addr11 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %pix_j_5)

]]></node>
<StgValue><ssdm name="line_buffer_addr11"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_40 = zext i32 %line_buffer_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_buffer_addr_11 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="line_buffer_addr_11"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="8" op_0_bw="13">
<![CDATA[
:3  %line_buffer_load_8 = load i8* %line_buffer_addr_11, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_8"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:7  %line_buffer_addr13 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_5)

]]></node>
<StgValue><ssdm name="line_buffer_addr13"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_42 = zext i32 %line_buffer_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %line_buffer_addr_13 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="line_buffer_addr_13"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="13">
<![CDATA[
:10  %line_buffer_load_9 = load i8* %line_buffer_addr_13, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_9"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %pix_i_1 = add i11 %pix_i, 1

]]></node>
<StgValue><ssdm name="pix_i_1"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="320" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="8" op_0_bw="13">
<![CDATA[
:3  %line_buffer_load_8 = load i8* %line_buffer_addr_11, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_8"/></StgValue>
</operation>

<operation id="321" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="13">
<![CDATA[
:10  %line_buffer_load_9 = load i8* %line_buffer_addr_13, align 1

]]></node>
<StgValue><ssdm name="line_buffer_load_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="322" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_41 = zext i11 %pix_j_5 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %line_buffer_addr_12 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="line_buffer_addr_12"/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:6  store i8 %line_buffer_load_8, i8* %line_buffer_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:11  store i8 %line_buffer_load_9, i8* %line_buffer_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="327" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:0  %p_34_rec = phi i12 [ %p_rec, %12 ], [ 0, %.preheader26 ]

]]></node>
<StgValue><ssdm name="p_34_rec"/></StgValue>
</operation>

<operation id="328" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:1  %exitcond8 = icmp eq i12 %p_34_rec, -2048

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="329" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:2  %p_rec = add i12 %p_34_rec, 1

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="330" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond8, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="331" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="332" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="333" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_9) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="336" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="337" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
