<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="digilentinc.com" name="nexys_video" display_name="Nexys Video" url="www.digilentinc.com/nexysvideo" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">A.0</revision>
</compatible_board_revisions>
<file_version>1.3</file_version>
<description>Nexys Video</description>
<components>
  <component name="part0" display_name="Nexys Video" type="fpga" part_name="xc7a200tsbg484-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/nexysvideo">
    <interfaces>
      <interface mode="master" name="ddr3_sdram_a" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset_a"> 
	<description>DDR3 board interface, it can use MIG IP for connection.</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="DQ" physical_port="ddr3_dq" dir="inout" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dq_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dq_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_dq_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_dq_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_dq_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_dq_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_dq_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_dq_7"/> 
	      <pin_map port_index="8"  component_pin="ddr3_dq_8"/> 
	      <pin_map port_index="9"  component_pin="ddr3_dq_9"/> 
	      <pin_map port_index="10" component_pin="ddr3_dq_10"/>
	      <pin_map port_index="11" component_pin="ddr3_dq_11"/>
	      <pin_map port_index="12" component_pin="ddr3_dq_12"/>
	      <pin_map port_index="13" component_pin="ddr3_dq_13"/>
	      <pin_map port_index="14" component_pin="ddr3_dq_14"/>
	      <pin_map port_index="15" component_pin="ddr3_dq_15"/>
            </pin_maps>
	  </port_map>
	  <port_map logical_port="ADDR" physical_port="ddr3_addr" dir="out" left="14" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_addr_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_addr_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_addr_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_addr_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_addr_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_addr_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_addr_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_addr_7"/> 
	      <pin_map port_index="8"  component_pin="ddr3_addr_8"/> 
	      <pin_map port_index="9"  component_pin="ddr3_addr_9"/> 
	      <pin_map port_index="10" component_pin="ddr3_addr_10"/>
	      <pin_map port_index="11" component_pin="ddr3_addr_11"/>
	      <pin_map port_index="12" component_pin="ddr3_addr_12"/>
	      <pin_map port_index="13" component_pin="ddr3_addr_13"/>
	      <pin_map port_index="14" component_pin="ddr3_addr_14"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_P" physical_port="ddr3_dqs_p" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_p_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_p_1"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_N" physical_port="ddr3_dqs_n" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_n_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_n_1"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="BA" physical_port="ddr3_ba" dir="out" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ba_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_ba_1"/>
	      <pin_map port_index="2"  component_pin="ddr3_ba_2"/>	      
            </pin_maps>
          </port_map>
	  <port_map logical_port="RAS_N" physical_port="ddr3_ras_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ras_n"/>	      
            </pin_maps>
          </port_map>
	<port_map logical_port="CAS_N" physical_port="ddr3_cas_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cas_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="WE_N" physical_port="ddr3_we_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_we_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="ODT" physical_port="ddr3_odt" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_odt"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="DM" physical_port="ddr3_dm" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dm_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_dm_1"/>
            </pin_maps>
        </port_map>
	<port_map logical_port="RESET_N" physical_port="ddr3_reset_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_reset_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CKE" physical_port="ddr3_cke" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cke"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_P" physical_port="ddr3_ck_p" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_p"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_N" physical_port="ddr3_ck_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_n"/>	      
            </pin_maps>
	</port_map>	    
	</port_maps>
	  <parameters>
          <parameter name="MEM_TYPE" value="DDR3" />
	  <parameter name="DQ_WIDTH" value="16" />
	  <parameter name="DQS_WIDTH" value="2" />
	  <parameter name="ODT_WIDTH" value="1" />
	  <parameter name="BANK_WIDTH" value="3" />
	  <parameter name="CKE_WIDTH" value="1" />
	  <parameter name="CK_WIDTH" value="1" />
       </parameters>
     </interface>
      <interface mode="master" name="ddr3_sdram_b" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset_b"> 
	<description>DDR3 board interface, it can use MIG IP for connection.</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="DQ" physical_port="ddr3_dq" dir="inout" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dq_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dq_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_dq_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_dq_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_dq_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_dq_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_dq_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_dq_7"/> 
	      <pin_map port_index="8"  component_pin="ddr3_dq_8"/> 
	      <pin_map port_index="9"  component_pin="ddr3_dq_9"/> 
	      <pin_map port_index="10" component_pin="ddr3_dq_10"/>
	      <pin_map port_index="11" component_pin="ddr3_dq_11"/>
	      <pin_map port_index="12" component_pin="ddr3_dq_12"/>
	      <pin_map port_index="13" component_pin="ddr3_dq_13"/>
	      <pin_map port_index="14" component_pin="ddr3_dq_14"/>
	      <pin_map port_index="15" component_pin="ddr3_dq_15"/>
            </pin_maps>
	  </port_map>
	  <port_map logical_port="ADDR" physical_port="ddr3_addr" dir="out" left="14" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_addr_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_addr_1"/> 
              <pin_map port_index="2"  component_pin="ddr3_addr_2"/> 
              <pin_map port_index="3"  component_pin="ddr3_addr_3"/> 
              <pin_map port_index="4"  component_pin="ddr3_addr_4"/> 
              <pin_map port_index="5"  component_pin="ddr3_addr_5"/> 
              <pin_map port_index="6"  component_pin="ddr3_addr_6"/> 
              <pin_map port_index="7"  component_pin="ddr3_addr_7"/> 
	      <pin_map port_index="8"  component_pin="ddr3_addr_8"/> 
	      <pin_map port_index="9"  component_pin="ddr3_addr_9"/> 
	      <pin_map port_index="10" component_pin="ddr3_addr_10"/>
	      <pin_map port_index="11" component_pin="ddr3_addr_11"/>
	      <pin_map port_index="12" component_pin="ddr3_addr_12"/>
	      <pin_map port_index="13" component_pin="ddr3_addr_13"/>
	      <pin_map port_index="14" component_pin="ddr3_addr_14"/>
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_P" physical_port="ddr3_dqs_p" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_p_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_p_1"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="DQS_N" physical_port="ddr3_dqs_n" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dqs_n_0"/> 
              <pin_map port_index="1"  component_pin="ddr3_dqs_n_1"/> 
            </pin_maps>
          </port_map>
	  <port_map logical_port="BA" physical_port="ddr3_ba" dir="out" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ba_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_ba_1"/>
	      <pin_map port_index="2"  component_pin="ddr3_ba_2"/>	      
            </pin_maps>
          </port_map>
	  <port_map logical_port="RAS_N" physical_port="ddr3_ras_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ras_n"/>	      
            </pin_maps>
          </port_map>
	<port_map logical_port="CAS_N" physical_port="ddr3_cas_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cas_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="WE_N" physical_port="ddr3_we_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_we_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="ODT" physical_port="ddr3_odt" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_odt"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="DM" physical_port="ddr3_dm" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_dm_0"/>
	      <pin_map port_index="1"  component_pin="ddr3_dm_1"/>
            </pin_maps>
        </port_map>
	<port_map logical_port="RESET_N" physical_port="ddr3_reset_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_reset_n"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CKE" physical_port="ddr3_cke" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_cke"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_P" physical_port="ddr3_ck_p" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_p"/>	      
            </pin_maps>
        </port_map>
	<port_map logical_port="CK_N" physical_port="ddr3_ck_n" dir="out"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="ddr3_ck_n"/>	      
            </pin_maps>
	</port_map>	    
	</port_maps>
	  <parameters>
          <parameter name="MEM_TYPE" value="DDR3" />
	  <parameter name="DQ_WIDTH" value="16" />
	  <parameter name="DQS_WIDTH" value="2" />
	  <parameter name="ODT_WIDTH" value="1" />
	  <parameter name="BANK_WIDTH" value="3" />
	  <parameter name="CKE_WIDTH" value="1" />
	  <parameter name="CK_WIDTH" value="1" />
       </parameters>
      </interface>  
     <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
        <description>8 DIP Switches</description>
		<preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
		  <port_map logical_port="TRI_I" physical_port="dip_switches_8bits_tri_i" dir="in" left="7" right="0"> 
		    <pin_maps>
		      <pin_map port_index="0" component_pin="dip_switches_8bits_tri_i_0"/> 
		      <pin_map port_index="1" component_pin="dip_switches_8bits_tri_i_1"/> 
		      <pin_map port_index="2" component_pin="dip_switches_8bits_tri_i_2"/> 
		      <pin_map port_index="3" component_pin="dip_switches_8bits_tri_i_3"/> 
		      <pin_map port_index="4" component_pin="dip_switches_8bits_tri_i_4"/> 
		      <pin_map port_index="5" component_pin="dip_switches_8bits_tri_i_5"/> 
		      <pin_map port_index="6" component_pin="dip_switches_8bits_tri_i_6"/> 
		      <pin_map port_index="7" component_pin="dip_switches_8bits_tri_i_7"/> 
		    </pin_maps>
		  </port_map>
		</port_maps>
     </interface>
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
        <description>Secondary interface to communicate with ethernet phy. </description>
		<port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard">
        <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
		<port_maps>
          <port_map logical_port="TD" physical_port="eth_txd" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_txd_0"/> 
              <pin_map port_index="1" component_pin="eth_txd_1"/> 
              <pin_map port_index="2" component_pin="eth_txd_2"/> 
              <pin_map port_index="3" component_pin="eth_txd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_CTL" physical_port="eth_tx_ctl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TXC" physical_port="eth_tx_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_tx_clk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RD" physical_port="eth_rxd" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rxd_0"/> 
              <pin_map port_index="1" component_pin="eth_rxd_1"/> 
              <pin_map port_index="2" component_pin="eth_rxd_2"/> 
              <pin_map port_index="3" component_pin="eth_rxd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_CTL" physical_port="eth_rx_ctl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXC" physical_port="eth_rx_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rx_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <description>Onboard Reset Button</description>
		  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
        <description>8 LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="led_8bits_tri_o" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="led_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
        <description>5 Push Buttons</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="cpu_resetn" type="xilinx.com:signal:reset_rtl:1.0" of_component="cpu_resetn" preset_proc_name="reset_preset">
        <description>Onboard Reset Button</description>
	<preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
        </preferred_ips>
	<port_maps>
          <port_map logical_port="RST" physical_port="cpu_resetn" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="cpu_resetn"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>   
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
	<preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        </preferred_ips>
	<port_maps>
          <port_map logical_port="CLK" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>    
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="hdmi_in" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <preferred_ips>
	  <preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_IN_CLK" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_CLK"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_IN_CLK_N" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_CLK_N"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_IN_DATA" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_DATA_0"/> 
	      <pin_map port_index="1" component_pin="TMDS_IN_DATA_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_IN_DATA_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_IN_DATA_N" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_DATA_N_0"/> 
	      <pin_map port_index="1" component_pin="TMDS_IN_DATA_N_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_IN_DATA_N_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	   <interface mode="master" name="hdmi_in_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <description>HDMI DDC</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_in_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_in_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_rx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out"  preset_proc="hdmi_out_preset" >
        <description>HDMI Out</description>
	<preferred_ips>
	  <preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_OUT_CLK" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_CLK"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_OUT_CLK_N" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_CLK_N"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_OUT_DATA" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_DATA_0"/>
	      <pin_map port_index="1" component_pin="TMDS_OUT_DATA_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_OUT_DATA_2"/> 
            </pin_maps>				    
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_OUT_DATA_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_DATA_N_0"/> 
	      <pin_map port_index="1" component_pin="TMDS_OUT_DATA_N_1"/> 
	      <pin_map port_index="2" component_pin="TMDS_OUT_DATA_N_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    <interface mode="master" name="hdmi_out_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_out" preset_proc="hdmi_out_preset">
        <description>HDMI DDC</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_out_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_out_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_out_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_out_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_out_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_out_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>      
      <interface mode="master" name="hdmi_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>    
	   <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="jxadc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jxadc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JXADC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JXADC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JXADC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JXADC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JXADC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JXADC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JXADC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JXADC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JXADC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JXADC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JXADC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JXADC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JXADC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JXADC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JXADC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JXADC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JXADC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JXADC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JXADC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JXADC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JXADC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JXADC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JXADC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JXADC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JXADC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	   <interface mode="master" name="oled" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="oled" preset_proc="oled_preset">
       <preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="PmodOLED" order="0"/>
			<preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="1"/>
		</preferred_ips>
		<port_maps>
		  <port_map logical_port="PIN2_I" physical_port="OLED2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="OLED2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="OLED2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="OLED4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="OLED4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="OLED4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="OLED7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="OLED7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="OLED7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="OLED8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="OLED8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="OLED8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="OLED9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="OLED9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="OLED9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="OLED10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="OLED10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="OLED10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="OLED10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="sd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="sd">
       <preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="PmodSD" order="0"/>
			<preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="1"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="PIN1_I" physical_port="SD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="SD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="SD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="SD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="SD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="SD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="SD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="SD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="SD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="SD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="SD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="SD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="SD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="SD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="SD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="SD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="SD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="SD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="SD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="SD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="SD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="SD9"/> 
			</pin_maps>
		  </port_map>
		</port_maps>
      </interface>
    </interfaces>
 </component>
 <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
   <description>512MB 800Mt/s on-board DDR3 </description>
   <component_modes>
     <component_mode name="buffered" display_name="External Clock">
       <interfaces>
         <interface name="ddr3_sdram_a"     order="0"/>
       </interfaces>
     </component_mode>
     <component_mode name="no_buffered" display_name="Internal Clock">
       <interfaces>
         <interface name="ddr3_sdram_b"     order="0"/>
       </interfaces>
     </component_mode>
   </component_modes>
 </component>
  <component name="dip_switches_8bits" display_name="8 Switches" type="chip" sub_type="switch" major_group="GPIO">
    <description>Switches 7 to 0</description>
  </component>
  <component name="phy_onboard" display_name="Ethernet PHY" type="chip" sub_type="ethernet" major_group="Ethernet">
    <description>PHY Ethernet on the board</description>
    <component_modes>
      <component_mode name="rgmii" display_name="RGMII mode">
	<interfaces>
          <interface name="eth_rgmii" order="0"/>
          <interface name="eth_mdio_mdc" order="1"/>
	  <interface name="phy_reset_out" order="2" optional="true"/>
        </interfaces>
      </component_mode>
    </component_modes>
  </component>
   <component name="oled" display_name="Onboard OLED" type="chip" sub_type="chip" major_group="GPIO">
     <component_modes>
       <component_mode name="apmodoled" display_name="Digilent PmodOLED IP">
	 <interfaces>
	   <interface name="oled"/>
	 </interfaces>
	 <preferred_ips>
	   <preferred_ip vendor="digilentinc.com" library="ip" name="PmodOLED" order="0"/>
	 </preferred_ips>
       </component_mode>
       <component_mode name="bpmodbridge" display_name="Pmod Bridge (Custom SPI/GPIO)">
	 <interfaces>
	   <interface name="oled"/>
	 </interfaces>
	 <preferred_ips>
	   <preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="0"/>
	 </preferred_ips>
       </component_mode>
     </component_modes>
     <description>Onboard OLED (DISP1)</description>
   </component>
   <component name="led_8bits" display_name="8 LEDs" type="chip" sub_type="led" major_group="GPIO">
     <description>LEDs 7 to 0</description>
   </component>
   <component name="push_buttons_5bits" display_name="5 Push Buttons" type="chip" sub_type="push_button" major_group="GPIO">
     <description>Push Buttons 5 to 0 {Down Right Left Up Center} </description>
   </component>
   <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
     <description>QSPI Flash</description>
  </component>
  <component name="cpu_resetn" display_name="Reset" type="chip" sub_type="reset" major_group="Reset">
    <description>System Reset Button</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clock">
    <description>100 MHz Single-Ended System Clock</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
	<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
  </component>
  <component name="hdmi_in" display_name="HDMI In" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI input (Requires Digilent's TMDS interface)</description>
	<component_modes>
          <component_mode name="hdmi_in" display_name="HDMI In">
	    <interfaces>
	    <interface name="hdmi_in" order="0"/>
	  </interfaces>
	</component_mode>
	 </component_modes>
  </component>
  <component name="hdmi_in_hpd_led" display_name="HDMI In HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI in HPD (Connected to LD8)</description>
  </component>
  <component name="hdmi_out" display_name="HDMI out" type="chip" sub_type="fixed_io" major_group="HDMI">
    <description>HDMI Out (Requires Digilent's TMDS interface)</description>
	<component_modes>
          <component_mode name="hdmi_out" display_name="HDMI Out">
	  <interfaces>
            <interface name="hdmi_out" order="0"/>
	  </interfaces>
	</component_mode>
	</component_modes>
  </component>
  <component name="hdmi_out_hpd_led" display_name="HDMI out HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI out HPD</description>
  </component>
  <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JA</description>
  </component>
  <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JB</description>
  </component>
  <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JC</description>
  </component>
  <component name="jxadc" display_name="Connector JXADC" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JXADC</description>
  </component>
 <component name="sd" display_name="Onboard Micro SD Slot" type="chip" sub_type="chip" major_group="External Memory">
  <component_modes>
	<component_mode name="apmodsd" display_name="Digilent PmodSD IP">
	  <interfaces>
		<interface name="sd"/>
	  </interfaces>
	  <preferred_ips>
	    <preferred_ip vendor="digilentinc.com" library="ip" name="PmodSD" order="0"/>
	  </preferred_ips>
	</component_mode>
	<component_mode name="bpmodbridge" display_name="Pmod Bridge (Custom SPI/GPIO)">
	  <interfaces>
		<interface name="sd"/>
	  </interfaces>
	  <preferred_ips>
		  <preferred_ip vendor="digilentinc.com" library="ip" name="pmod_bridge" order="0"/>
	  </preferred_ips>
	</component_mode>
  </component_modes>
	<description>Onboard MicroSD Card Slot</description>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_ddr3_sdram" component1="part0" component2="ddr3_sdram">
    <connection_map name="part0_ddr3_dq"       c1_st_index="135"  c1_end_index="150"  c2_st_index="0"    c2_end_index="15"/>
    <connection_map name="part0_ddr3_addr"     c1_st_index="111"  c1_end_index="125"  c2_st_index="0"    c2_end_index="14"/>
    <connection_map name="part0_ddr3_dqs_n"    c1_st_index="151"  c1_end_index="152"  c2_st_index="0"    c2_end_index="1"/>
    <connection_map name="part0_ddr3_dqs_p"    c1_st_index="153"  c1_end_index="154"  c2_st_index="0"    c2_end_index="1"/>
    <connection_map name="part0_ddr3_ba"       c1_st_index="126"  c1_end_index="128"  c2_st_index="0"    c2_end_index="2"/>
    <connection_map name="part0_ddr3_dm"       c1_st_index="133"  c1_end_index="134"  c2_st_index="0"    c2_end_index="1"/>
    <connection_map name="part0_ddr3_cke"      c1_st_index="132"  c1_end_index="132"  c2_st_index="0"    c2_end_index="0"/>  
    <connection_map name="part0_ddr3_ck_n"     c1_st_index="130"  c1_end_index="130"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_ck_p"     c1_st_index="131"  c1_end_index="131"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_cas_n"    c1_st_index="129"  c1_end_index="129"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_ras_n"    c1_st_index="156"  c1_end_index="156"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_reset_n"  c1_st_index="157"  c1_end_index="157"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_we_n"     c1_st_index="158"  c1_end_index="158"  c2_st_index="0"    c2_end_index="0"/>
    <connection_map name="part0_ddr3_odt"      c1_st_index="155"  c1_end_index="155"  c2_st_index="0"    c2_end_index="0"/>
  </connection> 
  <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
    <connection_map name="part0_dip_switches_8bits_1" c1_st_index="1" c1_end_index="8" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="phy_onboard">
    <connection_map name="part0_eth_rgmii_1" c1_st_index="12" c1_end_index="23" c2_st_index="0" c2_end_index="11"/>
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
    <connection_map name="part0_eth_phy_reset_n" c1_st_index="45" c1_end_index="45" c2_st_index="0" c2_end_index="0"/> 
  </connection>
  <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
    <connection_map name="part0_led_8bits_1" c1_st_index="24" c1_end_index="31" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
    <connection_map name="part0_phy_reset_out_1" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
    <connection_map name="part0_push_buttons_5bits_1" c1_st_index="32" c1_end_index="36" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="37" c1_end_index="41" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="cpu_resetn">
    <connection_map name="part0_cpu_resetn" c1_st_index="42" c1_end_index="42" c2_st_index="0" c2_end_index="0"/>
  </connection>
   <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
   <connection_map name="part0_clk" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
  </connection>  
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="43" c1_end_index="44" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_out_hpd_led" component1="part0" component2="hdmi_out_hpd_led">
    <connection_map name="part0_hdmi_out_hpd_led_1" c1_st_index="55" c1_end_index="55" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_TMDS_OUT_DATA"   c1_st_index="58" c1_end_index="60" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_OUT_DATA_N" c1_st_index="61" c1_end_index="63" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_OUT_CLK"    c1_st_index="56" c1_end_index="56" c2_st_index="0" c2_end_index="0"/>
    <connection_map name="part0_TMDS_OUT_CLK_N"  c1_st_index="57" c1_end_index="57" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_in" component1="part0" component2="hdmi_in">
    <connection_map name="part0_TMDS_IN_DATA"   c1_st_index="49" c1_end_index="51" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_IN_DATA_N" c1_st_index="52" c1_end_index="54" c2_st_index="0" c2_end_index="2"/>
    <connection_map name="part0_TMDS_IN_CLK"    c1_st_index="47" c1_end_index="47" c2_st_index="0" c2_end_index="0"/>
    <connection_map name="part0_TMDS_IN_CLK_N"  c1_st_index="48" c1_end_index="48" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_ja" component1="part0" component2="ja">
    <connection_map name="part0_ja_1" c1_st_index="66" c1_end_index="73" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jb" component1="part0" component2="jb">
    <connection_map name="part0_jb_1" c1_st_index="74" c1_end_index="81" c2_st_index="0" c2_end_index="7"/>
  </connection>
   <connection name="part0_jc" component1="part0" component2="jc">
    <connection_map name="part0_jc_1" c1_st_index="82" c1_end_index="89" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jxadc" component1="part0" component2="jxadc">
    <connection_map name="part0_jxadc_1" c1_st_index="90" c1_end_index="97" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_oled" component1="part0" component2="oled">
    <connection_map name="part0_oled_1" c1_st_index="98" c1_end_index="103" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_sd" component1="part0" component2="sd">
    <connection_map name="part0_ja_1" c1_st_index="104" c1_end_index="110" c2_st_index="0" c2_end_index="6"/>
  </connection>
</connections>
</board>


