[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DelayAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 693
LIB: work
FILE: ${SURELOG_DIR}/tests/DelayAssign/dut.sv
n<> u<692> t<Top_level_rule> c<1> l<2:1> el<80:1>
  n<> u<1> t<Null_rule> p<692> s<691> l<2:1> el<2:1>
  n<> u<691> t<Source_text> p<692> c<68> l<2:1> el<79:10>
    n<> u<68> t<Description> p<691> c<67> s<690> l<2:1> el<14:3>
      n<> u<67> t<Package_item> p<68> c<66> l<2:1> el<14:3>
        n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<2:1> el<14:3>
          n<> u<65> t<Dpi_import_export> p<66> c<64> l<2:1> el<14:3>
            n<> u<64> t<IMPORT> p<65> s<2> l<2:1> el<2:7>
            n<"DPI-C"> u<2> t<STRING_LITERAL> p<65> s<63> l<2:8> el<2:15>
            n<> u<63> t<Function_prototype> p<65> c<6> l<2:16> el<14:2>
              n<> u<6> t<Function_data_type_or_implicit> p<63> c<5> s<7> l<2:25> el<2:28>
                n<> u<5> t<Function_data_type> p<6> c<4> l<2:25> el<2:28>
                  n<> u<4> t<Data_type> p<5> c<3> l<2:25> el<2:28>
                    n<> u<3> t<IntegerAtomType_Int> p<4> l<2:25> el<2:28>
              n<debug_tick> u<7> t<STRING_CONST> p<63> s<62> l<2:29> el<2:39>
              n<> u<62> t<Tf_port_list> p<63> c<13> l<4:3> el<13:41>
                n<> u<13> t<Tf_port_item> p<62> c<8> s<19> l<4:3> el<4:33>
                  n<> u<8> t<TfPortDir_Out> p<13> s<11> l<4:3> el<4:9>
                  n<> u<11> t<Data_type_or_implicit> p<13> c<10> s<12> l<4:10> el<4:13>
                    n<> u<10> t<Data_type> p<11> c<9> l<4:10> el<4:13>
                      n<> u<9> t<IntVec_TypeBit> p<10> l<4:10> el<4:13>
                  n<debug_req_valid> u<12> t<STRING_CONST> p<13> l<4:18> el<4:33>
                n<> u<19> t<Tf_port_item> p<62> c<14> s<25> l<5:3> el<5:33>
                  n<> u<14> t<TfPortDir_Inp> p<19> s<17> l<5:3> el<5:8>
                  n<> u<17> t<Data_type_or_implicit> p<19> c<16> s<18> l<5:10> el<5:13>
                    n<> u<16> t<Data_type> p<17> c<15> l<5:10> el<5:13>
                      n<> u<15> t<IntVec_TypeBit> p<16> l<5:10> el<5:13>
                  n<debug_req_ready> u<18> t<STRING_CONST> p<19> l<5:18> el<5:33>
                n<> u<25> t<Tf_port_item> p<62> c<20> s<31> l<6:3> el<6:37>
                  n<> u<20> t<TfPortDir_Out> p<25> s<23> l<6:3> el<6:9>
                  n<> u<23> t<Data_type_or_implicit> p<25> c<22> s<24> l<6:10> el<6:13>
                    n<> u<22> t<Data_type> p<23> c<21> l<6:10> el<6:13>
                      n<> u<21> t<IntegerAtomType_Int> p<22> l<6:10> el<6:13>
                  n<debug_req_bits_addr> u<24> t<STRING_CONST> p<25> l<6:18> el<6:37>
                n<> u<31> t<Tf_port_item> p<62> c<26> s<37> l<7:3> el<7:35>
                  n<> u<26> t<TfPortDir_Out> p<31> s<29> l<7:3> el<7:9>
                  n<> u<29> t<Data_type_or_implicit> p<31> c<28> s<30> l<7:10> el<7:13>
                    n<> u<28> t<Data_type> p<29> c<27> l<7:10> el<7:13>
                      n<> u<27> t<IntegerAtomType_Int> p<28> l<7:10> el<7:13>
                  n<debug_req_bits_op> u<30> t<STRING_CONST> p<31> l<7:18> el<7:35>
                n<> u<37> t<Tf_port_item> p<62> c<32> s<43> l<8:3> el<8:37>
                  n<> u<32> t<TfPortDir_Out> p<37> s<35> l<8:3> el<8:9>
                  n<> u<35> t<Data_type_or_implicit> p<37> c<34> s<36> l<8:10> el<8:13>
                    n<> u<34> t<Data_type> p<35> c<33> l<8:10> el<8:13>
                      n<> u<33> t<IntegerAtomType_Int> p<34> l<8:10> el<8:13>
                  n<debug_req_bits_data> u<36> t<STRING_CONST> p<37> l<8:18> el<8:37>
                n<> u<43> t<Tf_port_item> p<62> c<38> s<49> l<10:3> el<10:37>
                  n<> u<38> t<TfPortDir_Inp> p<43> s<41> l<10:3> el<10:8>
                  n<> u<41> t<Data_type_or_implicit> p<43> c<40> s<42> l<10:10> el<10:13>
                    n<> u<40> t<Data_type> p<41> c<39> l<10:10> el<10:13>
                      n<> u<39> t<IntVec_TypeBit> p<40> l<10:10> el<10:13>
                  n<debug_resp_valid> u<42> t<STRING_CONST> p<43> l<10:21> el<10:37>
                n<> u<49> t<Tf_port_item> p<62> c<44> s<55> l<11:3> el<11:37>
                  n<> u<44> t<TfPortDir_Out> p<49> s<47> l<11:3> el<11:9>
                  n<> u<47> t<Data_type_or_implicit> p<49> c<46> s<48> l<11:10> el<11:13>
                    n<> u<46> t<Data_type> p<47> c<45> l<11:10> el<11:13>
                      n<> u<45> t<IntVec_TypeBit> p<46> l<11:10> el<11:13>
                  n<debug_resp_ready> u<48> t<STRING_CONST> p<49> l<11:21> el<11:37>
                n<> u<55> t<Tf_port_item> p<62> c<50> s<61> l<12:3> el<12:41>
                  n<> u<50> t<TfPortDir_Inp> p<55> s<53> l<12:3> el<12:8>
                  n<> u<53> t<Data_type_or_implicit> p<55> c<52> s<54> l<12:10> el<12:13>
                    n<> u<52> t<Data_type> p<53> c<51> l<12:10> el<12:13>
                      n<> u<51> t<IntegerAtomType_Int> p<52> l<12:10> el<12:13>
                  n<debug_resp_bits_resp> u<54> t<STRING_CONST> p<55> l<12:21> el<12:41>
                n<> u<61> t<Tf_port_item> p<62> c<56> l<13:3> el<13:41>
                  n<> u<56> t<TfPortDir_Inp> p<61> s<59> l<13:3> el<13:8>
                  n<> u<59> t<Data_type_or_implicit> p<61> c<58> s<60> l<13:10> el<13:13>
                    n<> u<58> t<Data_type> p<59> c<57> l<13:10> el<13:13>
                      n<> u<57> t<IntegerAtomType_Int> p<58> l<13:10> el<13:13>
                  n<debug_resp_bits_data> u<60> t<STRING_CONST> p<61> l<13:21> el<13:41>
    n<> u<690> t<Description> p<691> c<689> l<16:1> el<79:10>
      n<> u<689> t<Module_declaration> p<690> c<205> l<16:1> el<79:10>
        n<> u<205> t<Module_ansi_header> p<689> c<69> s<217> l<16:1> el<32:3>
          n<module> u<69> t<Module_keyword> p<205> s<70> l<16:1> el<16:7>
          n<SimDTM> u<70> t<STRING_CONST> p<205> s<71> l<16:8> el<16:14>
          n<> u<71> t<Package_import_declaration_list> p<205> s<204> l<16:14> el<16:14>
          n<> u<204> t<Port_declaration_list> p<205> c<77> l<16:14> el<32:2>
            n<> u<77> t<Ansi_port_declaration> p<204> c<75> s<83> l<17:3> el<17:12>
              n<> u<75> t<Net_port_header> p<77> c<72> s<76> l<17:3> el<17:8>
                n<> u<72> t<PortDir_Inp> p<75> s<74> l<17:3> el<17:8>
                n<> u<74> t<Net_port_type> p<75> c<73> l<17:9> el<17:9>
                  n<> u<73> t<Data_type_or_implicit> p<74> l<17:9> el<17:9>
              n<clk> u<76> t<STRING_CONST> p<77> l<17:9> el<17:12>
            n<> u<83> t<Ansi_port_declaration> p<204> c<81> s<89> l<18:3> el<18:14>
              n<> u<81> t<Net_port_header> p<83> c<78> s<82> l<18:3> el<18:8>
                n<> u<78> t<PortDir_Inp> p<81> s<80> l<18:3> el<18:8>
                n<> u<80> t<Net_port_type> p<81> c<79> l<18:9> el<18:9>
                  n<> u<79> t<Data_type_or_implicit> p<80> l<18:9> el<18:9>
              n<reset> u<82> t<STRING_CONST> p<83> l<18:9> el<18:14>
            n<> u<89> t<Ansi_port_declaration> p<204> c<87> s<95> l<20:3> el<20:32>
              n<> u<87> t<Net_port_header> p<89> c<84> s<88> l<20:3> el<20:9>
                n<> u<84> t<PortDir_Out> p<87> s<86> l<20:3> el<20:9>
                n<> u<86> t<Net_port_type> p<87> c<85> l<20:17> el<20:17>
                  n<> u<85> t<Data_type_or_implicit> p<86> l<20:17> el<20:17>
              n<debug_req_valid> u<88> t<STRING_CONST> p<89> l<20:17> el<20:32>
            n<> u<95> t<Ansi_port_declaration> p<204> c<93> s<111> l<21:3> el<21:32>
              n<> u<93> t<Net_port_header> p<95> c<90> s<94> l<21:3> el<21:8>
                n<> u<90> t<PortDir_Inp> p<93> s<92> l<21:3> el<21:8>
                n<> u<92> t<Net_port_type> p<93> c<91> l<21:17> el<21:17>
                  n<> u<91> t<Data_type_or_implicit> p<92> l<21:17> el<21:17>
              n<debug_req_ready> u<94> t<STRING_CONST> p<95> l<21:17> el<21:32>
            n<> u<111> t<Ansi_port_declaration> p<204> c<109> s<127> l<22:3> el<22:36>
              n<> u<109> t<Net_port_header> p<111> c<96> s<110> l<22:3> el<22:16>
                n<> u<96> t<PortDir_Out> p<109> s<108> l<22:3> el<22:9>
                n<> u<108> t<Net_port_type> p<109> c<107> l<22:10> el<22:16>
                  n<> u<107> t<Data_type_or_implicit> p<108> c<106> l<22:10> el<22:16>
                    n<> u<106> t<Packed_dimension> p<107> c<105> l<22:10> el<22:16>
                      n<> u<105> t<Constant_range> p<106> c<100> l<22:12> el<22:15>
                        n<> u<100> t<Constant_expression> p<105> c<99> s<104> l<22:12> el<22:13>
                          n<> u<99> t<Constant_primary> p<100> c<98> l<22:12> el<22:13>
                            n<> u<98> t<Primary_literal> p<99> c<97> l<22:12> el<22:13>
                              n<6> u<97> t<INT_CONST> p<98> l<22:12> el<22:13>
                        n<> u<104> t<Constant_expression> p<105> c<103> l<22:14> el<22:15>
                          n<> u<103> t<Constant_primary> p<104> c<102> l<22:14> el<22:15>
                            n<> u<102> t<Primary_literal> p<103> c<101> l<22:14> el<22:15>
                              n<0> u<101> t<INT_CONST> p<102> l<22:14> el<22:15>
              n<debug_req_bits_addr> u<110> t<STRING_CONST> p<111> l<22:17> el<22:36>
            n<> u<127> t<Ansi_port_declaration> p<204> c<125> s<143> l<23:3> el<23:34>
              n<> u<125> t<Net_port_header> p<127> c<112> s<126> l<23:3> el<23:16>
                n<> u<112> t<PortDir_Out> p<125> s<124> l<23:3> el<23:9>
                n<> u<124> t<Net_port_type> p<125> c<123> l<23:10> el<23:16>
                  n<> u<123> t<Data_type_or_implicit> p<124> c<122> l<23:10> el<23:16>
                    n<> u<122> t<Packed_dimension> p<123> c<121> l<23:10> el<23:16>
                      n<> u<121> t<Constant_range> p<122> c<116> l<23:12> el<23:15>
                        n<> u<116> t<Constant_expression> p<121> c<115> s<120> l<23:12> el<23:13>
                          n<> u<115> t<Constant_primary> p<116> c<114> l<23:12> el<23:13>
                            n<> u<114> t<Primary_literal> p<115> c<113> l<23:12> el<23:13>
                              n<1> u<113> t<INT_CONST> p<114> l<23:12> el<23:13>
                        n<> u<120> t<Constant_expression> p<121> c<119> l<23:14> el<23:15>
                          n<> u<119> t<Constant_primary> p<120> c<118> l<23:14> el<23:15>
                            n<> u<118> t<Primary_literal> p<119> c<117> l<23:14> el<23:15>
                              n<0> u<117> t<INT_CONST> p<118> l<23:14> el<23:15>
              n<debug_req_bits_op> u<126> t<STRING_CONST> p<127> l<23:17> el<23:34>
            n<> u<143> t<Ansi_port_declaration> p<204> c<141> s<149> l<24:3> el<24:36>
              n<> u<141> t<Net_port_header> p<143> c<128> s<142> l<24:3> el<24:16>
                n<> u<128> t<PortDir_Out> p<141> s<140> l<24:3> el<24:9>
                n<> u<140> t<Net_port_type> p<141> c<139> l<24:10> el<24:16>
                  n<> u<139> t<Data_type_or_implicit> p<140> c<138> l<24:10> el<24:16>
                    n<> u<138> t<Packed_dimension> p<139> c<137> l<24:10> el<24:16>
                      n<> u<137> t<Constant_range> p<138> c<132> l<24:11> el<24:15>
                        n<> u<132> t<Constant_expression> p<137> c<131> s<136> l<24:11> el<24:13>
                          n<> u<131> t<Constant_primary> p<132> c<130> l<24:11> el<24:13>
                            n<> u<130> t<Primary_literal> p<131> c<129> l<24:11> el<24:13>
                              n<31> u<129> t<INT_CONST> p<130> l<24:11> el<24:13>
                        n<> u<136> t<Constant_expression> p<137> c<135> l<24:14> el<24:15>
                          n<> u<135> t<Constant_primary> p<136> c<134> l<24:14> el<24:15>
                            n<> u<134> t<Primary_literal> p<135> c<133> l<24:14> el<24:15>
                              n<0> u<133> t<INT_CONST> p<134> l<24:14> el<24:15>
              n<debug_req_bits_data> u<142> t<STRING_CONST> p<143> l<24:17> el<24:36>
            n<> u<149> t<Ansi_port_declaration> p<204> c<147> s<155> l<26:3> el<26:33>
              n<> u<147> t<Net_port_header> p<149> c<144> s<148> l<26:3> el<26:8>
                n<> u<144> t<PortDir_Inp> p<147> s<146> l<26:3> el<26:8>
                n<> u<146> t<Net_port_type> p<147> c<145> l<26:17> el<26:17>
                  n<> u<145> t<Data_type_or_implicit> p<146> l<26:17> el<26:17>
              n<debug_resp_valid> u<148> t<STRING_CONST> p<149> l<26:17> el<26:33>
            n<> u<155> t<Ansi_port_declaration> p<204> c<153> s<171> l<27:3> el<27:33>
              n<> u<153> t<Net_port_header> p<155> c<150> s<154> l<27:3> el<27:9>
                n<> u<150> t<PortDir_Out> p<153> s<152> l<27:3> el<27:9>
                n<> u<152> t<Net_port_type> p<153> c<151> l<27:17> el<27:17>
                  n<> u<151> t<Data_type_or_implicit> p<152> l<27:17> el<27:17>
              n<debug_resp_ready> u<154> t<STRING_CONST> p<155> l<27:17> el<27:33>
            n<> u<171> t<Ansi_port_declaration> p<204> c<169> s<187> l<28:3> el<28:37>
              n<> u<169> t<Net_port_header> p<171> c<156> s<170> l<28:3> el<28:16>
                n<> u<156> t<PortDir_Inp> p<169> s<168> l<28:3> el<28:8>
                n<> u<168> t<Net_port_type> p<169> c<167> l<28:10> el<28:16>
                  n<> u<167> t<Data_type_or_implicit> p<168> c<166> l<28:10> el<28:16>
                    n<> u<166> t<Packed_dimension> p<167> c<165> l<28:10> el<28:16>
                      n<> u<165> t<Constant_range> p<166> c<160> l<28:12> el<28:15>
                        n<> u<160> t<Constant_expression> p<165> c<159> s<164> l<28:12> el<28:13>
                          n<> u<159> t<Constant_primary> p<160> c<158> l<28:12> el<28:13>
                            n<> u<158> t<Primary_literal> p<159> c<157> l<28:12> el<28:13>
                              n<1> u<157> t<INT_CONST> p<158> l<28:12> el<28:13>
                        n<> u<164> t<Constant_expression> p<165> c<163> l<28:14> el<28:15>
                          n<> u<163> t<Constant_primary> p<164> c<162> l<28:14> el<28:15>
                            n<> u<162> t<Primary_literal> p<163> c<161> l<28:14> el<28:15>
                              n<0> u<161> t<INT_CONST> p<162> l<28:14> el<28:15>
              n<debug_resp_bits_resp> u<170> t<STRING_CONST> p<171> l<28:17> el<28:37>
            n<> u<187> t<Ansi_port_declaration> p<204> c<185> s<203> l<29:3> el<29:37>
              n<> u<185> t<Net_port_header> p<187> c<172> s<186> l<29:3> el<29:16>
                n<> u<172> t<PortDir_Inp> p<185> s<184> l<29:3> el<29:8>
                n<> u<184> t<Net_port_type> p<185> c<183> l<29:10> el<29:16>
                  n<> u<183> t<Data_type_or_implicit> p<184> c<182> l<29:10> el<29:16>
                    n<> u<182> t<Packed_dimension> p<183> c<181> l<29:10> el<29:16>
                      n<> u<181> t<Constant_range> p<182> c<176> l<29:11> el<29:15>
                        n<> u<176> t<Constant_expression> p<181> c<175> s<180> l<29:11> el<29:13>
                          n<> u<175> t<Constant_primary> p<176> c<174> l<29:11> el<29:13>
                            n<> u<174> t<Primary_literal> p<175> c<173> l<29:11> el<29:13>
                              n<31> u<173> t<INT_CONST> p<174> l<29:11> el<29:13>
                        n<> u<180> t<Constant_expression> p<181> c<179> l<29:14> el<29:15>
                          n<> u<179> t<Constant_primary> p<180> c<178> l<29:14> el<29:15>
                            n<> u<178> t<Primary_literal> p<179> c<177> l<29:14> el<29:15>
                              n<0> u<177> t<INT_CONST> p<178> l<29:14> el<29:15>
              n<debug_resp_bits_data> u<186> t<STRING_CONST> p<187> l<29:17> el<29:37>
            n<> u<203> t<Ansi_port_declaration> p<204> c<201> l<31:3> el<31:21>
              n<> u<201> t<Net_port_header> p<203> c<188> s<202> l<31:3> el<31:16>
                n<> u<188> t<PortDir_Out> p<201> s<200> l<31:3> el<31:9>
                n<> u<200> t<Net_port_type> p<201> c<199> l<31:10> el<31:16>
                  n<> u<199> t<Data_type_or_implicit> p<200> c<198> l<31:10> el<31:16>
                    n<> u<198> t<Packed_dimension> p<199> c<197> l<31:10> el<31:16>
                      n<> u<197> t<Constant_range> p<198> c<192> l<31:11> el<31:15>
                        n<> u<192> t<Constant_expression> p<197> c<191> s<196> l<31:11> el<31:13>
                          n<> u<191> t<Constant_primary> p<192> c<190> l<31:11> el<31:13>
                            n<> u<190> t<Primary_literal> p<191> c<189> l<31:11> el<31:13>
                              n<31> u<189> t<INT_CONST> p<190> l<31:11> el<31:13>
                        n<> u<196> t<Constant_expression> p<197> c<195> l<31:14> el<31:15>
                          n<> u<195> t<Constant_primary> p<196> c<194> l<31:14> el<31:15>
                            n<> u<194> t<Primary_literal> p<195> c<193> l<31:14> el<31:15>
                              n<0> u<193> t<INT_CONST> p<194> l<31:14> el<31:15>
              n<exit> u<202> t<STRING_CONST> p<203> l<31:17> el<31:21>
        n<> u<217> t<Non_port_module_item> p<689> c<216> s<234> l<34:3> el<34:15>
          n<> u<216> t<Module_or_generate_item> p<217> c<215> l<34:3> el<34:15>
            n<> u<215> t<Module_common_item> p<216> c<214> l<34:3> el<34:15>
              n<> u<214> t<Module_or_generate_item_declaration> p<215> c<213> l<34:3> el<34:15>
                n<> u<213> t<Package_or_generate_item_declaration> p<214> c<212> l<34:3> el<34:15>
                  n<> u<212> t<Data_declaration> p<213> c<211> l<34:3> el<34:15>
                    n<> u<211> t<Variable_declaration> p<212> c<207> l<34:3> el<34:15>
                      n<> u<207> t<Data_type> p<211> c<206> s<210> l<34:3> el<34:6>
                        n<> u<206> t<IntVec_TypeBit> p<207> l<34:3> el<34:6>
                      n<> u<210> t<Variable_decl_assignment_list> p<211> c<209> l<34:7> el<34:14>
                        n<> u<209> t<Variable_decl_assignment> p<210> c<208> l<34:7> el<34:14>
                          n<r_reset> u<208> t<STRING_CONST> p<209> l<34:7> el<34:14>
        n<> u<234> t<Non_port_module_item> p<689> c<233> s<251> l<36:3> el<36:49>
          n<> u<233> t<Module_or_generate_item> p<234> c<232> l<36:3> el<36:49>
            n<> u<232> t<Module_common_item> p<233> c<231> l<36:3> el<36:49>
              n<> u<231> t<Module_or_generate_item_declaration> p<232> c<230> l<36:3> el<36:49>
                n<> u<230> t<Package_or_generate_item_declaration> p<231> c<229> l<36:3> el<36:49>
                  n<> u<229> t<Net_declaration> p<230> c<218> l<36:3> el<36:49>
                    n<> u<218> t<NetType_Wire> p<229> s<219> l<36:3> el<36:7>
                    n<> u<219> t<Data_type_or_implicit> p<229> s<221> l<36:8> el<36:8>
                    n<> u<221> t<Delay3> p<229> c<220> s<228> l<36:8> el<36:12>
                      n<#0.1> u<220> t<INT_CONST> p<221> l<36:8> el<36:12>
                    n<> u<228> t<Net_decl_assignment_list> p<229> c<227> l<36:13> el<36:48>
                      n<> u<227> t<Net_decl_assignment> p<228> c<222> l<36:13> el<36:48>
                        n<__debug_req_ready> u<222> t<STRING_CONST> p<227> s<226> l<36:13> el<36:30>
                        n<> u<226> t<Expression> p<227> c<225> l<36:33> el<36:48>
                          n<> u<225> t<Primary> p<226> c<224> l<36:33> el<36:48>
                            n<> u<224> t<Primary_literal> p<225> c<223> l<36:33> el<36:48>
                              n<debug_req_ready> u<223> t<STRING_CONST> p<224> l<36:33> el<36:48>
        n<> u<251> t<Non_port_module_item> p<689> c<250> s<285> l<37:3> el<37:51>
          n<> u<250> t<Module_or_generate_item> p<251> c<249> l<37:3> el<37:51>
            n<> u<249> t<Module_common_item> p<250> c<248> l<37:3> el<37:51>
              n<> u<248> t<Module_or_generate_item_declaration> p<249> c<247> l<37:3> el<37:51>
                n<> u<247> t<Package_or_generate_item_declaration> p<248> c<246> l<37:3> el<37:51>
                  n<> u<246> t<Net_declaration> p<247> c<235> l<37:3> el<37:51>
                    n<> u<235> t<NetType_Wire> p<246> s<236> l<37:3> el<37:7>
                    n<> u<236> t<Data_type_or_implicit> p<246> s<238> l<37:8> el<37:8>
                    n<> u<238> t<Delay3> p<246> c<237> s<245> l<37:8> el<37:12>
                      n<#0.1> u<237> t<INT_CONST> p<238> l<37:8> el<37:12>
                    n<> u<245> t<Net_decl_assignment_list> p<246> c<244> l<37:13> el<37:50>
                      n<> u<244> t<Net_decl_assignment> p<245> c<239> l<37:13> el<37:50>
                        n<__debug_resp_valid> u<239> t<STRING_CONST> p<244> s<243> l<37:13> el<37:31>
                        n<> u<243> t<Expression> p<244> c<242> l<37:34> el<37:50>
                          n<> u<242> t<Primary> p<243> c<241> l<37:34> el<37:50>
                            n<> u<241> t<Primary_literal> p<242> c<240> l<37:34> el<37:50>
                              n<debug_resp_valid> u<240> t<STRING_CONST> p<241> l<37:34> el<37:50>
        n<> u<285> t<Non_port_module_item> p<689> c<284> s<312> l<38:3> el<38:75>
          n<> u<284> t<Module_or_generate_item> p<285> c<283> l<38:3> el<38:75>
            n<> u<283> t<Module_common_item> p<284> c<282> l<38:3> el<38:75>
              n<> u<282> t<Module_or_generate_item_declaration> p<283> c<281> l<38:3> el<38:75>
                n<> u<281> t<Package_or_generate_item_declaration> p<282> c<280> l<38:3> el<38:75>
                  n<> u<280> t<Net_declaration> p<281> c<252> l<38:3> el<38:75>
                    n<> u<252> t<NetType_Wire> p<280> s<263> l<38:3> el<38:7>
                    n<> u<263> t<Data_type_or_implicit> p<280> c<262> s<265> l<38:8> el<38:14>
                      n<> u<262> t<Packed_dimension> p<263> c<261> l<38:8> el<38:14>
                        n<> u<261> t<Constant_range> p<262> c<256> l<38:9> el<38:13>
                          n<> u<256> t<Constant_expression> p<261> c<255> s<260> l<38:9> el<38:11>
                            n<> u<255> t<Constant_primary> p<256> c<254> l<38:9> el<38:11>
                              n<> u<254> t<Primary_literal> p<255> c<253> l<38:9> el<38:11>
                                n<31> u<253> t<INT_CONST> p<254> l<38:9> el<38:11>
                          n<> u<260> t<Constant_expression> p<261> c<259> l<38:12> el<38:13>
                            n<> u<259> t<Constant_primary> p<260> c<258> l<38:12> el<38:13>
                              n<> u<258> t<Primary_literal> p<259> c<257> l<38:12> el<38:13>
                                n<0> u<257> t<INT_CONST> p<258> l<38:12> el<38:13>
                    n<> u<265> t<Delay3> p<280> c<264> s<279> l<38:15> el<38:19>
                      n<#0.1> u<264> t<INT_CONST> p<265> l<38:15> el<38:19>
                    n<> u<279> t<Net_decl_assignment_list> p<280> c<278> l<38:20> el<38:74>
                      n<> u<278> t<Net_decl_assignment> p<279> c<266> l<38:20> el<38:74>
                        n<__debug_resp_bits_resp> u<266> t<STRING_CONST> p<278> s<277> l<38:20> el<38:42>
                        n<> u<277> t<Expression> p<278> c<276> l<38:45> el<38:74>
                          n<> u<276> t<Primary> p<277> c<275> l<38:45> el<38:74>
                            n<> u<275> t<Concatenation> p<276> c<270> l<38:45> el<38:74>
                              n<> u<270> t<Expression> p<275> c<269> s<274> l<38:46> el<38:51>
                                n<> u<269> t<Primary> p<270> c<268> l<38:46> el<38:51>
                                  n<> u<268> t<Primary_literal> p<269> c<267> l<38:46> el<38:51>
                                    n<30'b0> u<267> t<INT_CONST> p<268> l<38:46> el<38:51>
                              n<> u<274> t<Expression> p<275> c<273> l<38:53> el<38:73>
                                n<> u<273> t<Primary> p<274> c<272> l<38:53> el<38:73>
                                  n<> u<272> t<Primary_literal> p<273> c<271> l<38:53> el<38:73>
                                    n<debug_resp_bits_resp> u<271> t<STRING_CONST> p<272> l<38:53> el<38:73>
        n<> u<312> t<Non_port_module_item> p<689> c<311> s<324> l<39:3> el<39:66>
          n<> u<311> t<Module_or_generate_item> p<312> c<310> l<39:3> el<39:66>
            n<> u<310> t<Module_common_item> p<311> c<309> l<39:3> el<39:66>
              n<> u<309> t<Module_or_generate_item_declaration> p<310> c<308> l<39:3> el<39:66>
                n<> u<308> t<Package_or_generate_item_declaration> p<309> c<307> l<39:3> el<39:66>
                  n<> u<307> t<Net_declaration> p<308> c<286> l<39:3> el<39:66>
                    n<> u<286> t<NetType_Wire> p<307> s<297> l<39:3> el<39:7>
                    n<> u<297> t<Data_type_or_implicit> p<307> c<296> s<299> l<39:8> el<39:14>
                      n<> u<296> t<Packed_dimension> p<297> c<295> l<39:8> el<39:14>
                        n<> u<295> t<Constant_range> p<296> c<290> l<39:9> el<39:13>
                          n<> u<290> t<Constant_expression> p<295> c<289> s<294> l<39:9> el<39:11>
                            n<> u<289> t<Constant_primary> p<290> c<288> l<39:9> el<39:11>
                              n<> u<288> t<Primary_literal> p<289> c<287> l<39:9> el<39:11>
                                n<31> u<287> t<INT_CONST> p<288> l<39:9> el<39:11>
                          n<> u<294> t<Constant_expression> p<295> c<293> l<39:12> el<39:13>
                            n<> u<293> t<Constant_primary> p<294> c<292> l<39:12> el<39:13>
                              n<> u<292> t<Primary_literal> p<293> c<291> l<39:12> el<39:13>
                                n<0> u<291> t<INT_CONST> p<292> l<39:12> el<39:13>
                    n<> u<299> t<Delay3> p<307> c<298> s<306> l<39:15> el<39:19>
                      n<#0.1> u<298> t<INT_CONST> p<299> l<39:15> el<39:19>
                    n<> u<306> t<Net_decl_assignment_list> p<307> c<305> l<39:20> el<39:65>
                      n<> u<305> t<Net_decl_assignment> p<306> c<300> l<39:20> el<39:65>
                        n<__debug_resp_bits_data> u<300> t<STRING_CONST> p<305> s<304> l<39:20> el<39:42>
                        n<> u<304> t<Expression> p<305> c<303> l<39:45> el<39:65>
                          n<> u<303> t<Primary> p<304> c<302> l<39:45> el<39:65>
                            n<> u<302> t<Primary_literal> p<303> c<301> l<39:45> el<39:65>
                              n<debug_resp_bits_data> u<301> t<STRING_CONST> p<302> l<39:45> el<39:65>
        n<> u<324> t<Non_port_module_item> p<689> c<323> s<336> l<41:3> el<41:25>
          n<> u<323> t<Module_or_generate_item> p<324> c<322> l<41:3> el<41:25>
            n<> u<322> t<Module_common_item> p<323> c<321> l<41:3> el<41:25>
              n<> u<321> t<Module_or_generate_item_declaration> p<322> c<320> l<41:3> el<41:25>
                n<> u<320> t<Package_or_generate_item_declaration> p<321> c<319> l<41:3> el<41:25>
                  n<> u<319> t<Data_declaration> p<320> c<318> l<41:3> el<41:25>
                    n<> u<318> t<Variable_declaration> p<319> c<314> l<41:3> el<41:25>
                      n<> u<314> t<Data_type> p<318> c<313> s<317> l<41:3> el<41:6>
                        n<> u<313> t<IntVec_TypeBit> p<314> l<41:3> el<41:6>
                      n<> u<317> t<Variable_decl_assignment_list> p<318> c<316> l<41:7> el<41:24>
                        n<> u<316> t<Variable_decl_assignment> p<317> c<315> l<41:7> el<41:24>
                          n<__debug_req_valid> u<315> t<STRING_CONST> p<316> l<41:7> el<41:24>
        n<> u<336> t<Non_port_module_item> p<689> c<335> s<348> l<42:3> el<42:29>
          n<> u<335> t<Module_or_generate_item> p<336> c<334> l<42:3> el<42:29>
            n<> u<334> t<Module_common_item> p<335> c<333> l<42:3> el<42:29>
              n<> u<333> t<Module_or_generate_item_declaration> p<334> c<332> l<42:3> el<42:29>
                n<> u<332> t<Package_or_generate_item_declaration> p<333> c<331> l<42:3> el<42:29>
                  n<> u<331> t<Data_declaration> p<332> c<330> l<42:3> el<42:29>
                    n<> u<330> t<Variable_declaration> p<331> c<326> l<42:3> el<42:29>
                      n<> u<326> t<Data_type> p<330> c<325> s<329> l<42:3> el<42:6>
                        n<> u<325> t<IntegerAtomType_Int> p<326> l<42:3> el<42:6>
                      n<> u<329> t<Variable_decl_assignment_list> p<330> c<328> l<42:7> el<42:28>
                        n<> u<328> t<Variable_decl_assignment> p<329> c<327> l<42:7> el<42:28>
                          n<__debug_req_bits_addr> u<327> t<STRING_CONST> p<328> l<42:7> el<42:28>
        n<> u<348> t<Non_port_module_item> p<689> c<347> s<360> l<43:3> el<43:27>
          n<> u<347> t<Module_or_generate_item> p<348> c<346> l<43:3> el<43:27>
            n<> u<346> t<Module_common_item> p<347> c<345> l<43:3> el<43:27>
              n<> u<345> t<Module_or_generate_item_declaration> p<346> c<344> l<43:3> el<43:27>
                n<> u<344> t<Package_or_generate_item_declaration> p<345> c<343> l<43:3> el<43:27>
                  n<> u<343> t<Data_declaration> p<344> c<342> l<43:3> el<43:27>
                    n<> u<342> t<Variable_declaration> p<343> c<338> l<43:3> el<43:27>
                      n<> u<338> t<Data_type> p<342> c<337> s<341> l<43:3> el<43:6>
                        n<> u<337> t<IntegerAtomType_Int> p<338> l<43:3> el<43:6>
                      n<> u<341> t<Variable_decl_assignment_list> p<342> c<340> l<43:7> el<43:26>
                        n<> u<340> t<Variable_decl_assignment> p<341> c<339> l<43:7> el<43:26>
                          n<__debug_req_bits_op> u<339> t<STRING_CONST> p<340> l<43:7> el<43:26>
        n<> u<360> t<Non_port_module_item> p<689> c<359> s<372> l<44:3> el<44:29>
          n<> u<359> t<Module_or_generate_item> p<360> c<358> l<44:3> el<44:29>
            n<> u<358> t<Module_common_item> p<359> c<357> l<44:3> el<44:29>
              n<> u<357> t<Module_or_generate_item_declaration> p<358> c<356> l<44:3> el<44:29>
                n<> u<356> t<Package_or_generate_item_declaration> p<357> c<355> l<44:3> el<44:29>
                  n<> u<355> t<Data_declaration> p<356> c<354> l<44:3> el<44:29>
                    n<> u<354> t<Variable_declaration> p<355> c<350> l<44:3> el<44:29>
                      n<> u<350> t<Data_type> p<354> c<349> s<353> l<44:3> el<44:6>
                        n<> u<349> t<IntegerAtomType_Int> p<350> l<44:3> el<44:6>
                      n<> u<353> t<Variable_decl_assignment_list> p<354> c<352> l<44:7> el<44:28>
                        n<> u<352> t<Variable_decl_assignment> p<353> c<351> l<44:7> el<44:28>
                          n<__debug_req_bits_data> u<351> t<STRING_CONST> p<352> l<44:7> el<44:28>
        n<> u<372> t<Non_port_module_item> p<689> c<371> s<384> l<45:3> el<45:26>
          n<> u<371> t<Module_or_generate_item> p<372> c<370> l<45:3> el<45:26>
            n<> u<370> t<Module_common_item> p<371> c<369> l<45:3> el<45:26>
              n<> u<369> t<Module_or_generate_item_declaration> p<370> c<368> l<45:3> el<45:26>
                n<> u<368> t<Package_or_generate_item_declaration> p<369> c<367> l<45:3> el<45:26>
                  n<> u<367> t<Data_declaration> p<368> c<366> l<45:3> el<45:26>
                    n<> u<366> t<Variable_declaration> p<367> c<362> l<45:3> el<45:26>
                      n<> u<362> t<Data_type> p<366> c<361> s<365> l<45:3> el<45:6>
                        n<> u<361> t<IntVec_TypeBit> p<362> l<45:3> el<45:6>
                      n<> u<365> t<Variable_decl_assignment_list> p<366> c<364> l<45:7> el<45:25>
                        n<> u<364> t<Variable_decl_assignment> p<365> c<363> l<45:7> el<45:25>
                          n<__debug_resp_ready> u<363> t<STRING_CONST> p<364> l<45:7> el<45:25>
        n<> u<384> t<Non_port_module_item> p<689> c<383> s<401> l<46:3> el<46:14>
          n<> u<383> t<Module_or_generate_item> p<384> c<382> l<46:3> el<46:14>
            n<> u<382> t<Module_common_item> p<383> c<381> l<46:3> el<46:14>
              n<> u<381> t<Module_or_generate_item_declaration> p<382> c<380> l<46:3> el<46:14>
                n<> u<380> t<Package_or_generate_item_declaration> p<381> c<379> l<46:3> el<46:14>
                  n<> u<379> t<Data_declaration> p<380> c<378> l<46:3> el<46:14>
                    n<> u<378> t<Variable_declaration> p<379> c<374> l<46:3> el<46:14>
                      n<> u<374> t<Data_type> p<378> c<373> s<377> l<46:3> el<46:6>
                        n<> u<373> t<IntegerAtomType_Int> p<374> l<46:3> el<46:6>
                      n<> u<377> t<Variable_decl_assignment_list> p<378> c<376> l<46:7> el<46:13>
                        n<> u<376> t<Variable_decl_assignment> p<377> c<375> l<46:7> el<46:13>
                          n<__exit> u<375> t<STRING_CONST> p<376> l<46:7> el<46:13>
        n<> u<401> t<Non_port_module_item> p<689> c<400> s<430> l<48:3> el<48:51>
          n<> u<400> t<Module_or_generate_item> p<401> c<399> l<48:3> el<48:51>
            n<> u<399> t<Module_common_item> p<400> c<398> l<48:3> el<48:51>
              n<> u<398> t<Continuous_assign> p<399> c<386> l<48:3> el<48:51>
                n<> u<386> t<Delay3> p<398> c<385> s<397> l<48:10> el<48:14>
                  n<#0.1> u<385> t<INT_CONST> p<386> l<48:10> el<48:14>
                n<> u<397> t<Net_assignment_list> p<398> c<396> l<48:15> el<48:50>
                  n<> u<396> t<Net_assignment> p<397> c<391> l<48:15> el<48:50>
                    n<> u<391> t<Net_lvalue> p<396> c<388> s<395> l<48:15> el<48:30>
                      n<> u<388> t<Ps_or_hierarchical_identifier> p<391> c<387> s<390> l<48:15> el<48:30>
                        n<debug_req_valid> u<387> t<STRING_CONST> p<388> l<48:15> el<48:30>
                      n<> u<390> t<Constant_select> p<391> c<389> l<48:31> el<48:31>
                        n<> u<389> t<Constant_bit_select> p<390> l<48:31> el<48:31>
                    n<> u<395> t<Expression> p<396> c<394> l<48:33> el<48:50>
                      n<> u<394> t<Primary> p<395> c<393> l<48:33> el<48:50>
                        n<> u<393> t<Primary_literal> p<394> c<392> l<48:33> el<48:50>
                          n<__debug_req_valid> u<392> t<STRING_CONST> p<393> l<48:33> el<48:50>
        n<> u<430> t<Non_port_module_item> p<689> c<429> s<459> l<49:3> el<49:64>
          n<> u<429> t<Module_or_generate_item> p<430> c<428> l<49:3> el<49:64>
            n<> u<428> t<Module_common_item> p<429> c<427> l<49:3> el<49:64>
              n<> u<427> t<Continuous_assign> p<428> c<403> l<49:3> el<49:64>
                n<> u<403> t<Delay3> p<427> c<402> s<426> l<49:10> el<49:14>
                  n<#0.1> u<402> t<INT_CONST> p<403> l<49:10> el<49:14>
                n<> u<426> t<Net_assignment_list> p<427> c<425> l<49:15> el<49:63>
                  n<> u<425> t<Net_assignment> p<426> c<408> l<49:15> el<49:63>
                    n<> u<408> t<Net_lvalue> p<425> c<405> s<424> l<49:15> el<49:34>
                      n<> u<405> t<Ps_or_hierarchical_identifier> p<408> c<404> s<407> l<49:15> el<49:34>
                        n<debug_req_bits_addr> u<404> t<STRING_CONST> p<405> l<49:15> el<49:34>
                      n<> u<407> t<Constant_select> p<408> c<406> l<49:35> el<49:35>
                        n<> u<406> t<Constant_bit_select> p<407> l<49:35> el<49:35>
                    n<> u<424> t<Expression> p<425> c<423> l<49:37> el<49:63>
                      n<> u<423> t<Primary> p<424> c<422> l<49:37> el<49:63>
                        n<> u<422> t<Complex_func_call> p<423> c<409> l<49:37> el<49:63>
                          n<__debug_req_bits_addr> u<409> t<STRING_CONST> p<422> s<421> l<49:37> el<49:58>
                          n<> u<421> t<Select> p<422> c<410> l<49:58> el<49:63>
                            n<> u<410> t<Bit_select> p<421> s<420> l<49:58> el<49:58>
                            n<> u<420> t<Part_select_range> p<421> c<419> l<49:59> el<49:62>
                              n<> u<419> t<Constant_range> p<420> c<414> l<49:59> el<49:62>
                                n<> u<414> t<Constant_expression> p<419> c<413> s<418> l<49:59> el<49:60>
                                  n<> u<413> t<Constant_primary> p<414> c<412> l<49:59> el<49:60>
                                    n<> u<412> t<Primary_literal> p<413> c<411> l<49:59> el<49:60>
                                      n<6> u<411> t<INT_CONST> p<412> l<49:59> el<49:60>
                                n<> u<418> t<Constant_expression> p<419> c<417> l<49:61> el<49:62>
                                  n<> u<417> t<Constant_primary> p<418> c<416> l<49:61> el<49:62>
                                    n<> u<416> t<Primary_literal> p<417> c<415> l<49:61> el<49:62>
                                      n<0> u<415> t<INT_CONST> p<416> l<49:61> el<49:62>
        n<> u<459> t<Non_port_module_item> p<689> c<458> s<488> l<50:3> el<50:60>
          n<> u<458> t<Module_or_generate_item> p<459> c<457> l<50:3> el<50:60>
            n<> u<457> t<Module_common_item> p<458> c<456> l<50:3> el<50:60>
              n<> u<456> t<Continuous_assign> p<457> c<432> l<50:3> el<50:60>
                n<> u<432> t<Delay3> p<456> c<431> s<455> l<50:10> el<50:14>
                  n<#0.1> u<431> t<INT_CONST> p<432> l<50:10> el<50:14>
                n<> u<455> t<Net_assignment_list> p<456> c<454> l<50:15> el<50:59>
                  n<> u<454> t<Net_assignment> p<455> c<437> l<50:15> el<50:59>
                    n<> u<437> t<Net_lvalue> p<454> c<434> s<453> l<50:15> el<50:32>
                      n<> u<434> t<Ps_or_hierarchical_identifier> p<437> c<433> s<436> l<50:15> el<50:32>
                        n<debug_req_bits_op> u<433> t<STRING_CONST> p<434> l<50:15> el<50:32>
                      n<> u<436> t<Constant_select> p<437> c<435> l<50:33> el<50:33>
                        n<> u<435> t<Constant_bit_select> p<436> l<50:33> el<50:33>
                    n<> u<453> t<Expression> p<454> c<452> l<50:35> el<50:59>
                      n<> u<452> t<Primary> p<453> c<451> l<50:35> el<50:59>
                        n<> u<451> t<Complex_func_call> p<452> c<438> l<50:35> el<50:59>
                          n<__debug_req_bits_op> u<438> t<STRING_CONST> p<451> s<450> l<50:35> el<50:54>
                          n<> u<450> t<Select> p<451> c<439> l<50:54> el<50:59>
                            n<> u<439> t<Bit_select> p<450> s<449> l<50:54> el<50:54>
                            n<> u<449> t<Part_select_range> p<450> c<448> l<50:55> el<50:58>
                              n<> u<448> t<Constant_range> p<449> c<443> l<50:55> el<50:58>
                                n<> u<443> t<Constant_expression> p<448> c<442> s<447> l<50:55> el<50:56>
                                  n<> u<442> t<Constant_primary> p<443> c<441> l<50:55> el<50:56>
                                    n<> u<441> t<Primary_literal> p<442> c<440> l<50:55> el<50:56>
                                      n<1> u<440> t<INT_CONST> p<441> l<50:55> el<50:56>
                                n<> u<447> t<Constant_expression> p<448> c<446> l<50:57> el<50:58>
                                  n<> u<446> t<Constant_primary> p<447> c<445> l<50:57> el<50:58>
                                    n<> u<445> t<Primary_literal> p<446> c<444> l<50:57> el<50:58>
                                      n<0> u<444> t<INT_CONST> p<445> l<50:57> el<50:58>
        n<> u<488> t<Non_port_module_item> p<689> c<487> s<505> l<51:3> el<51:65>
          n<> u<487> t<Module_or_generate_item> p<488> c<486> l<51:3> el<51:65>
            n<> u<486> t<Module_common_item> p<487> c<485> l<51:3> el<51:65>
              n<> u<485> t<Continuous_assign> p<486> c<461> l<51:3> el<51:65>
                n<> u<461> t<Delay3> p<485> c<460> s<484> l<51:10> el<51:14>
                  n<#0.1> u<460> t<INT_CONST> p<461> l<51:10> el<51:14>
                n<> u<484> t<Net_assignment_list> p<485> c<483> l<51:15> el<51:64>
                  n<> u<483> t<Net_assignment> p<484> c<466> l<51:15> el<51:64>
                    n<> u<466> t<Net_lvalue> p<483> c<463> s<482> l<51:15> el<51:34>
                      n<> u<463> t<Ps_or_hierarchical_identifier> p<466> c<462> s<465> l<51:15> el<51:34>
                        n<debug_req_bits_data> u<462> t<STRING_CONST> p<463> l<51:15> el<51:34>
                      n<> u<465> t<Constant_select> p<466> c<464> l<51:35> el<51:35>
                        n<> u<464> t<Constant_bit_select> p<465> l<51:35> el<51:35>
                    n<> u<482> t<Expression> p<483> c<481> l<51:37> el<51:64>
                      n<> u<481> t<Primary> p<482> c<480> l<51:37> el<51:64>
                        n<> u<480> t<Complex_func_call> p<481> c<467> l<51:37> el<51:64>
                          n<__debug_req_bits_data> u<467> t<STRING_CONST> p<480> s<479> l<51:37> el<51:58>
                          n<> u<479> t<Select> p<480> c<468> l<51:58> el<51:64>
                            n<> u<468> t<Bit_select> p<479> s<478> l<51:58> el<51:58>
                            n<> u<478> t<Part_select_range> p<479> c<477> l<51:59> el<51:63>
                              n<> u<477> t<Constant_range> p<478> c<472> l<51:59> el<51:63>
                                n<> u<472> t<Constant_expression> p<477> c<471> s<476> l<51:59> el<51:61>
                                  n<> u<471> t<Constant_primary> p<472> c<470> l<51:59> el<51:61>
                                    n<> u<470> t<Primary_literal> p<471> c<469> l<51:59> el<51:61>
                                      n<31> u<469> t<INT_CONST> p<470> l<51:59> el<51:61>
                                n<> u<476> t<Constant_expression> p<477> c<475> l<51:62> el<51:63>
                                  n<> u<475> t<Constant_primary> p<476> c<474> l<51:62> el<51:63>
                                    n<> u<474> t<Primary_literal> p<475> c<473> l<51:62> el<51:63>
                                      n<0> u<473> t<INT_CONST> p<474> l<51:62> el<51:63>
        n<> u<505> t<Non_port_module_item> p<689> c<504> s<522> l<52:3> el<52:53>
          n<> u<504> t<Module_or_generate_item> p<505> c<503> l<52:3> el<52:53>
            n<> u<503> t<Module_common_item> p<504> c<502> l<52:3> el<52:53>
              n<> u<502> t<Continuous_assign> p<503> c<490> l<52:3> el<52:53>
                n<> u<490> t<Delay3> p<502> c<489> s<501> l<52:10> el<52:14>
                  n<#0.1> u<489> t<INT_CONST> p<490> l<52:10> el<52:14>
                n<> u<501> t<Net_assignment_list> p<502> c<500> l<52:15> el<52:52>
                  n<> u<500> t<Net_assignment> p<501> c<495> l<52:15> el<52:52>
                    n<> u<495> t<Net_lvalue> p<500> c<492> s<499> l<52:15> el<52:31>
                      n<> u<492> t<Ps_or_hierarchical_identifier> p<495> c<491> s<494> l<52:15> el<52:31>
                        n<debug_resp_ready> u<491> t<STRING_CONST> p<492> l<52:15> el<52:31>
                      n<> u<494> t<Constant_select> p<495> c<493> l<52:32> el<52:32>
                        n<> u<493> t<Constant_bit_select> p<494> l<52:32> el<52:32>
                    n<> u<499> t<Expression> p<500> c<498> l<52:34> el<52:52>
                      n<> u<498> t<Primary> p<499> c<497> l<52:34> el<52:52>
                        n<> u<497> t<Primary_literal> p<498> c<496> l<52:34> el<52:52>
                          n<__debug_resp_ready> u<496> t<STRING_CONST> p<497> l<52:34> el<52:52>
        n<> u<522> t<Non_port_module_item> p<689> c<521> s<687> l<53:3> el<53:29>
          n<> u<521> t<Module_or_generate_item> p<522> c<520> l<53:3> el<53:29>
            n<> u<520> t<Module_common_item> p<521> c<519> l<53:3> el<53:29>
              n<> u<519> t<Continuous_assign> p<520> c<507> l<53:3> el<53:29>
                n<> u<507> t<Delay3> p<519> c<506> s<518> l<53:10> el<53:14>
                  n<#0.1> u<506> t<INT_CONST> p<507> l<53:10> el<53:14>
                n<> u<518> t<Net_assignment_list> p<519> c<517> l<53:15> el<53:28>
                  n<> u<517> t<Net_assignment> p<518> c<512> l<53:15> el<53:28>
                    n<> u<512> t<Net_lvalue> p<517> c<509> s<516> l<53:15> el<53:19>
                      n<> u<509> t<Ps_or_hierarchical_identifier> p<512> c<508> s<511> l<53:15> el<53:19>
                        n<exit> u<508> t<STRING_CONST> p<509> l<53:15> el<53:19>
                      n<> u<511> t<Constant_select> p<512> c<510> l<53:20> el<53:20>
                        n<> u<510> t<Constant_bit_select> p<511> l<53:20> el<53:20>
                    n<> u<516> t<Expression> p<517> c<515> l<53:22> el<53:28>
                      n<> u<515> t<Primary> p<516> c<514> l<53:22> el<53:28>
                        n<> u<514> t<Primary_literal> p<515> c<513> l<53:22> el<53:28>
                          n<__exit> u<513> t<STRING_CONST> p<514> l<53:22> el<53:28>
        n<> u<687> t<Non_port_module_item> p<689> c<686> s<688> l<55:3> el<78:6>
          n<> u<686> t<Module_or_generate_item> p<687> c<685> l<55:3> el<78:6>
            n<> u<685> t<Module_common_item> p<686> c<684> l<55:3> el<78:6>
              n<> u<684> t<Always_construct> p<685> c<523> l<55:3> el<78:6>
                n<> u<523> t<ALWAYS> p<684> s<683> l<55:3> el<55:9>
                n<> u<683> t<Statement> p<684> c<682> l<55:10> el<78:6>
                  n<> u<682> t<Statement_item> p<683> c<681> l<55:10> el<78:6>
                    n<> u<681> t<Procedural_timing_control_statement> p<682> c<531> l<55:10> el<78:6>
                      n<> u<531> t<Procedural_timing_control> p<681> c<530> s<680> l<55:10> el<55:24>
                        n<> u<530> t<Event_control> p<531> c<529> l<55:10> el<55:24>
                          n<> u<529> t<Event_expression> p<530> c<524> l<55:12> el<55:23>
                            n<> u<524> t<Edge_Posedge> p<529> s<528> l<55:12> el<55:19>
                            n<> u<528> t<Expression> p<529> c<527> l<55:20> el<55:23>
                              n<> u<527> t<Primary> p<528> c<526> l<55:20> el<55:23>
                                n<> u<526> t<Primary_literal> p<527> c<525> l<55:20> el<55:23>
                                  n<clk> u<525> t<STRING_CONST> p<526> l<55:20> el<55:23>
                      n<> u<680> t<Statement_or_null> p<681> c<679> l<56:3> el<78:6>
                        n<> u<679> t<Statement> p<680> c<678> l<56:3> el<78:6>
                          n<> u<678> t<Statement_item> p<679> c<677> l<56:3> el<78:6>
                            n<> u<677> t<Seq_block> p<678> c<544> l<56:3> el<78:6>
                              n<> u<544> t<Statement_or_null> p<677> c<543> s<675> l<57:5> el<57:22>
                                n<> u<543> t<Statement> p<544> c<542> l<57:5> el<57:22>
                                  n<> u<542> t<Statement_item> p<543> c<541> l<57:5> el<57:22>
                                    n<> u<541> t<Nonblocking_assignment> p<542> c<536> l<57:5> el<57:21>
                                      n<> u<536> t<Variable_lvalue> p<541> c<533> s<540> l<57:5> el<57:12>
                                        n<> u<533> t<Ps_or_hierarchical_identifier> p<536> c<532> s<535> l<57:5> el<57:12>
                                          n<r_reset> u<532> t<STRING_CONST> p<533> l<57:5> el<57:12>
                                        n<> u<535> t<Select> p<536> c<534> l<57:13> el<57:13>
                                          n<> u<534> t<Bit_select> p<535> l<57:13> el<57:13>
                                      n<> u<540> t<Expression> p<541> c<539> l<57:16> el<57:21>
                                        n<> u<539> t<Primary> p<540> c<538> l<57:16> el<57:21>
                                          n<> u<538> t<Primary_literal> p<539> c<537> l<57:16> el<57:21>
                                            n<reset> u<537> t<STRING_CONST> p<538> l<57:16> el<57:21>
                              n<> u<675> t<Statement_or_null> p<677> c<674> s<676> l<58:5> el<77:8>
                                n<> u<674> t<Statement> p<675> c<673> l<58:5> el<77:8>
                                  n<> u<673> t<Statement_item> p<674> c<672> l<58:5> el<77:8>
                                    n<> u<672> t<Conditional_statement> p<673> c<556> l<58:5> el<77:8>
                                      n<> u<556> t<Cond_predicate> p<672> c<555> s<606> l<58:9> el<58:25>
                                        n<> u<555> t<Expression_or_cond_pattern> p<556> c<554> l<58:9> el<58:25>
                                          n<> u<554> t<Expression> p<555> c<548> l<58:9> el<58:25>
                                            n<> u<548> t<Expression> p<554> c<547> s<553> l<58:9> el<58:14>
                                              n<> u<547> t<Primary> p<548> c<546> l<58:9> el<58:14>
                                                n<> u<546> t<Primary_literal> p<547> c<545> l<58:9> el<58:14>
                                                  n<reset> u<545> t<STRING_CONST> p<546> l<58:9> el<58:14>
                                            n<> u<553> t<BinOp_LogicOr> p<554> s<552> l<58:15> el<58:17>
                                            n<> u<552> t<Expression> p<554> c<551> l<58:18> el<58:25>
                                              n<> u<551> t<Primary> p<552> c<550> l<58:18> el<58:25>
                                                n<> u<550> t<Primary_literal> p<551> c<549> l<58:18> el<58:25>
                                                  n<r_reset> u<549> t<STRING_CONST> p<550> l<58:18> el<58:25>
                                      n<> u<606> t<Statement_or_null> p<672> c<605> s<671> l<59:5> el<63:8>
                                        n<> u<605> t<Statement> p<606> c<604> l<59:5> el<63:8>
                                          n<> u<604> t<Statement_item> p<605> c<603> l<59:5> el<63:8>
                                            n<> u<603> t<Seq_block> p<604> c<571> l<59:5> el<63:8>
                                              n<> u<571> t<Statement_or_null> p<603> c<570> s<586> l<60:7> el<60:29>
                                                n<> u<570> t<Statement> p<571> c<569> l<60:7> el<60:29>
                                                  n<> u<569> t<Statement_item> p<570> c<568> l<60:7> el<60:29>
                                                    n<> u<568> t<Blocking_assignment> p<569> c<567> l<60:7> el<60:28>
                                                      n<> u<567> t<Operator_assignment> p<568> c<561> l<60:7> el<60:28>
                                                        n<> u<561> t<Variable_lvalue> p<567> c<558> s<562> l<60:7> el<60:24>
                                                          n<> u<558> t<Ps_or_hierarchical_identifier> p<561> c<557> s<560> l<60:7> el<60:24>
                                                            n<__debug_req_valid> u<557> t<STRING_CONST> p<558> l<60:7> el<60:24>
                                                          n<> u<560> t<Select> p<561> c<559> l<60:25> el<60:25>
                                                            n<> u<559> t<Bit_select> p<560> l<60:25> el<60:25>
                                                        n<> u<562> t<AssignOp_Assign> p<567> s<566> l<60:25> el<60:26>
                                                        n<> u<566> t<Expression> p<567> c<565> l<60:27> el<60:28>
                                                          n<> u<565> t<Primary> p<566> c<564> l<60:27> el<60:28>
                                                            n<> u<564> t<Primary_literal> p<565> c<563> l<60:27> el<60:28>
                                                              n<0> u<563> t<INT_CONST> p<564> l<60:27> el<60:28>
                                              n<> u<586> t<Statement_or_null> p<603> c<585> s<601> l<61:7> el<61:30>
                                                n<> u<585> t<Statement> p<586> c<584> l<61:7> el<61:30>
                                                  n<> u<584> t<Statement_item> p<585> c<583> l<61:7> el<61:30>
                                                    n<> u<583> t<Blocking_assignment> p<584> c<582> l<61:7> el<61:29>
                                                      n<> u<582> t<Operator_assignment> p<583> c<576> l<61:7> el<61:29>
                                                        n<> u<576> t<Variable_lvalue> p<582> c<573> s<577> l<61:7> el<61:25>
                                                          n<> u<573> t<Ps_or_hierarchical_identifier> p<576> c<572> s<575> l<61:7> el<61:25>
                                                            n<__debug_resp_ready> u<572> t<STRING_CONST> p<573> l<61:7> el<61:25>
                                                          n<> u<575> t<Select> p<576> c<574> l<61:26> el<61:26>
                                                            n<> u<574> t<Bit_select> p<575> l<61:26> el<61:26>
                                                        n<> u<577> t<AssignOp_Assign> p<582> s<581> l<61:26> el<61:27>
                                                        n<> u<581> t<Expression> p<582> c<580> l<61:28> el<61:29>
                                                          n<> u<580> t<Primary> p<581> c<579> l<61:28> el<61:29>
                                                            n<> u<579> t<Primary_literal> p<580> c<578> l<61:28> el<61:29>
                                                              n<0> u<578> t<INT_CONST> p<579> l<61:28> el<61:29>
                                              n<> u<601> t<Statement_or_null> p<603> c<600> s<602> l<62:7> el<62:18>
                                                n<> u<600> t<Statement> p<601> c<599> l<62:7> el<62:18>
                                                  n<> u<599> t<Statement_item> p<600> c<598> l<62:7> el<62:18>
                                                    n<> u<598> t<Blocking_assignment> p<599> c<597> l<62:7> el<62:17>
                                                      n<> u<597> t<Operator_assignment> p<598> c<591> l<62:7> el<62:17>
                                                        n<> u<591> t<Variable_lvalue> p<597> c<588> s<592> l<62:7> el<62:13>
                                                          n<> u<588> t<Ps_or_hierarchical_identifier> p<591> c<587> s<590> l<62:7> el<62:13>
                                                            n<__exit> u<587> t<STRING_CONST> p<588> l<62:7> el<62:13>
                                                          n<> u<590> t<Select> p<591> c<589> l<62:14> el<62:14>
                                                            n<> u<589> t<Bit_select> p<590> l<62:14> el<62:14>
                                                        n<> u<592> t<AssignOp_Assign> p<597> s<596> l<62:14> el<62:15>
                                                        n<> u<596> t<Expression> p<597> c<595> l<62:16> el<62:17>
                                                          n<> u<595> t<Primary> p<596> c<594> l<62:16> el<62:17>
                                                            n<> u<594> t<Primary_literal> p<595> c<593> l<62:16> el<62:17>
                                                              n<0> u<593> t<INT_CONST> p<594> l<62:16> el<62:17>
                                              n<> u<602> t<END> p<603> l<63:5> el<63:8>
                                      n<> u<671> t<Statement_or_null> p<672> c<670> l<65:5> el<77:8>
                                        n<> u<670> t<Statement> p<671> c<669> l<65:5> el<77:8>
                                          n<> u<669> t<Statement_item> p<670> c<668> l<65:5> el<77:8>
                                            n<> u<668> t<Seq_block> p<669> c<666> l<65:5> el<77:8>
                                              n<> u<666> t<Statement_or_null> p<668> c<665> s<667> l<66:7> el<76:9>
                                                n<> u<665> t<Statement> p<666> c<664> l<66:7> el<76:9>
                                                  n<> u<664> t<Statement_item> p<665> c<663> l<66:7> el<76:9>
                                                    n<> u<663> t<Blocking_assignment> p<664> c<662> l<66:7> el<76:8>
                                                      n<> u<662> t<Operator_assignment> p<663> c<611> l<66:7> el<76:8>
                                                        n<> u<611> t<Variable_lvalue> p<662> c<608> s<612> l<66:7> el<66:13>
                                                          n<> u<608> t<Ps_or_hierarchical_identifier> p<611> c<607> s<610> l<66:7> el<66:13>
                                                            n<__exit> u<607> t<STRING_CONST> p<608> l<66:7> el<66:13>
                                                          n<> u<610> t<Select> p<611> c<609> l<66:14> el<66:14>
                                                            n<> u<609> t<Bit_select> p<610> l<66:14> el<66:14>
                                                        n<> u<612> t<AssignOp_Assign> p<662> s<661> l<66:14> el<66:15>
                                                        n<> u<661> t<Expression> p<662> c<660> l<66:16> el<76:8>
                                                          n<> u<660> t<Primary> p<661> c<659> l<66:16> el<76:8>
                                                            n<> u<659> t<Complex_func_call> p<660> c<613> l<66:16> el<76:8>
                                                              n<debug_tick> u<613> t<STRING_CONST> p<659> s<658> l<66:16> el<66:26>
                                                              n<> u<658> t<Argument_list> p<659> c<617> l<67:9> el<75:31>
                                                                n<> u<617> t<Expression> p<658> c<616> s<622> l<67:9> el<67:26>
                                                                  n<> u<616> t<Primary> p<617> c<615> l<67:9> el<67:26>
                                                                    n<> u<615> t<Primary_literal> p<616> c<614> l<67:9> el<67:26>
                                                                      n<__debug_req_valid> u<614> t<STRING_CONST> p<615> l<67:9> el<67:26>
                                                                n<> u<622> t<Argument> p<658> c<621> s<627> l<68:9> el<68:26>
                                                                  n<> u<621> t<Expression> p<622> c<620> l<68:9> el<68:26>
                                                                    n<> u<620> t<Primary> p<621> c<619> l<68:9> el<68:26>
                                                                      n<> u<619> t<Primary_literal> p<620> c<618> l<68:9> el<68:26>
                                                                        n<__debug_req_ready> u<618> t<STRING_CONST> p<619> l<68:9> el<68:26>
                                                                n<> u<627> t<Argument> p<658> c<626> s<632> l<69:9> el<69:30>
                                                                  n<> u<626> t<Expression> p<627> c<625> l<69:9> el<69:30>
                                                                    n<> u<625> t<Primary> p<626> c<624> l<69:9> el<69:30>
                                                                      n<> u<624> t<Primary_literal> p<625> c<623> l<69:9> el<69:30>
                                                                        n<__debug_req_bits_addr> u<623> t<STRING_CONST> p<624> l<69:9> el<69:30>
                                                                n<> u<632> t<Argument> p<658> c<631> s<637> l<70:9> el<70:28>
                                                                  n<> u<631> t<Expression> p<632> c<630> l<70:9> el<70:28>
                                                                    n<> u<630> t<Primary> p<631> c<629> l<70:9> el<70:28>
                                                                      n<> u<629> t<Primary_literal> p<630> c<628> l<70:9> el<70:28>
                                                                        n<__debug_req_bits_op> u<628> t<STRING_CONST> p<629> l<70:9> el<70:28>
                                                                n<> u<637> t<Argument> p<658> c<636> s<642> l<71:9> el<71:30>
                                                                  n<> u<636> t<Expression> p<637> c<635> l<71:9> el<71:30>
                                                                    n<> u<635> t<Primary> p<636> c<634> l<71:9> el<71:30>
                                                                      n<> u<634> t<Primary_literal> p<635> c<633> l<71:9> el<71:30>
                                                                        n<__debug_req_bits_data> u<633> t<STRING_CONST> p<634> l<71:9> el<71:30>
                                                                n<> u<642> t<Argument> p<658> c<641> s<647> l<72:9> el<72:27>
                                                                  n<> u<641> t<Expression> p<642> c<640> l<72:9> el<72:27>
                                                                    n<> u<640> t<Primary> p<641> c<639> l<72:9> el<72:27>
                                                                      n<> u<639> t<Primary_literal> p<640> c<638> l<72:9> el<72:27>
                                                                        n<__debug_resp_valid> u<638> t<STRING_CONST> p<639> l<72:9> el<72:27>
                                                                n<> u<647> t<Argument> p<658> c<646> s<652> l<73:9> el<73:27>
                                                                  n<> u<646> t<Expression> p<647> c<645> l<73:9> el<73:27>
                                                                    n<> u<645> t<Primary> p<646> c<644> l<73:9> el<73:27>
                                                                      n<> u<644> t<Primary_literal> p<645> c<643> l<73:9> el<73:27>
                                                                        n<__debug_resp_ready> u<643> t<STRING_CONST> p<644> l<73:9> el<73:27>
                                                                n<> u<652> t<Argument> p<658> c<651> s<657> l<74:9> el<74:31>
                                                                  n<> u<651> t<Expression> p<652> c<650> l<74:9> el<74:31>
                                                                    n<> u<650> t<Primary> p<651> c<649> l<74:9> el<74:31>
                                                                      n<> u<649> t<Primary_literal> p<650> c<648> l<74:9> el<74:31>
                                                                        n<__debug_resp_bits_resp> u<648> t<STRING_CONST> p<649> l<74:9> el<74:31>
                                                                n<> u<657> t<Argument> p<658> c<656> l<75:9> el<75:31>
                                                                  n<> u<656> t<Expression> p<657> c<655> l<75:9> el<75:31>
                                                                    n<> u<655> t<Primary> p<656> c<654> l<75:9> el<75:31>
                                                                      n<> u<654> t<Primary_literal> p<655> c<653> l<75:9> el<75:31>
                                                                        n<__debug_resp_bits_data> u<653> t<STRING_CONST> p<654> l<75:9> el<75:31>
                                              n<> u<667> t<END> p<668> l<77:5> el<77:8>
                              n<> u<676> t<END> p<677> l<78:3> el<78:6>
        n<> u<688> t<ENDMODULE> p<689> l<79:1> el<79:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DelayAssign/dut.sv:16:1: No timescale set for "SimDTM".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DelayAssign/dut.sv:16:1: Compile module "work@SimDTM".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/DelayAssign/dut.sv:20:17: Implicit port type (wire) for "debug_req_valid",
there are 5 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             5
Begin                                                  3
BitTypespec                                            3
BitVar                                                 3
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              48
ContAssign                                             6
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
FuncCall                                               1
Function                                               9
IODecl                                                11
Identifier                                            30
IfElse                                                 1
IntTypespec                                           13
IntVar                                                 4
LogicNet                                              16
LogicTypespec                                         17
Module                                                 1
Operation                                              2
Package                                                1
PartSelect                                             3
Port                                                  12
Range                                                 14
RefObj                                                27
RefTypespec                                           36
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DelayAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/DelayAssign/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound)
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/DelayAssign/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@SimDTM)
    |vpiName:work@SimDTM
  |vpiVariables:
  \_BitVar: (work@SimDTM.r_reset), line:34:7, endln:34:14
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.r_reset), line:34:3, endln:34:6
      |vpiParent:
      \_BitVar: (work@SimDTM.r_reset), line:34:7, endln:34:14
      |vpiFullName:work@SimDTM.r_reset
      |vpiActual:
      \_BitTypespec: 
    |vpiName:r_reset
    |vpiFullName:work@SimDTM.r_reset
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_req_valid), line:41:3, endln:41:6
      |vpiParent:
      \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
      |vpiFullName:work@SimDTM.__debug_req_valid
      |vpiActual:
      \_BitTypespec: 
    |vpiName:__debug_req_valid
    |vpiFullName:work@SimDTM.__debug_req_valid
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@SimDTM.__debug_req_bits_addr), line:42:7, endln:42:28
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_req_bits_addr), line:42:3, endln:42:6
      |vpiParent:
      \_IntVar: (work@SimDTM.__debug_req_bits_addr), line:42:7, endln:42:28
      |vpiFullName:work@SimDTM.__debug_req_bits_addr
      |vpiActual:
      \_IntTypespec: 
    |vpiName:__debug_req_bits_addr
    |vpiFullName:work@SimDTM.__debug_req_bits_addr
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@SimDTM.__debug_req_bits_op), line:43:7, endln:43:26
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_req_bits_op), line:43:3, endln:43:6
      |vpiParent:
      \_IntVar: (work@SimDTM.__debug_req_bits_op), line:43:7, endln:43:26
      |vpiFullName:work@SimDTM.__debug_req_bits_op
      |vpiActual:
      \_IntTypespec: 
    |vpiName:__debug_req_bits_op
    |vpiFullName:work@SimDTM.__debug_req_bits_op
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@SimDTM.__debug_req_bits_data), line:44:7, endln:44:28
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_req_bits_data), line:44:3, endln:44:6
      |vpiParent:
      \_IntVar: (work@SimDTM.__debug_req_bits_data), line:44:7, endln:44:28
      |vpiFullName:work@SimDTM.__debug_req_bits_data
      |vpiActual:
      \_IntTypespec: 
    |vpiName:__debug_req_bits_data
    |vpiFullName:work@SimDTM.__debug_req_bits_data
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_resp_ready), line:45:3, endln:45:6
      |vpiParent:
      \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
      |vpiFullName:work@SimDTM.__debug_resp_ready
      |vpiActual:
      \_BitTypespec: 
    |vpiName:__debug_resp_ready
    |vpiFullName:work@SimDTM.__debug_resp_ready
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__exit), line:46:3, endln:46:6
      |vpiParent:
      \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
      |vpiFullName:work@SimDTM.__exit
      |vpiActual:
      \_IntTypespec: 
    |vpiName:__exit
    |vpiFullName:work@SimDTM.__exit
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:22:10, endln:22:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:22:12, endln:22:13
        |vpiParent:
        \_Range: , line:22:10, endln:22:16
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:14, endln:22:15
        |vpiParent:
        \_Range: , line:22:10, endln:22:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:23:10, endln:23:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:23:12, endln:23:13
        |vpiParent:
        \_Range: , line:23:10, endln:23:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:14, endln:23:15
        |vpiParent:
        \_Range: , line:23:10, endln:23:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:24:10, endln:24:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:24:11, endln:24:13
        |vpiParent:
        \_Range: , line:24:10, endln:24:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:24:14, endln:24:15
        |vpiParent:
        \_Range: , line:24:10, endln:24:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:28:10, endln:28:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:28:12, endln:28:13
        |vpiParent:
        \_Range: , line:28:10, endln:28:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:14, endln:28:15
        |vpiParent:
        \_Range: , line:28:10, endln:28:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:29:10, endln:29:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:29:11, endln:29:13
        |vpiParent:
        \_Range: , line:29:10, endln:29:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:14, endln:29:15
        |vpiParent:
        \_Range: , line:29:10, endln:29:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:31:10, endln:31:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:31:11, endln:31:13
        |vpiParent:
        \_Range: , line:31:10, endln:31:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:14, endln:31:15
        |vpiParent:
        \_Range: , line:31:10, endln:31:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:38:8, endln:38:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:38:9, endln:38:11
        |vpiParent:
        \_Range: , line:38:8, endln:38:14
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:38:12, endln:38:13
        |vpiParent:
        \_Range: , line:38:8, endln:38:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:39:8, endln:39:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:39:9, endln:39:11
        |vpiParent:
        \_Range: , line:39:8, endln:39:14
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:39:12, endln:39:13
        |vpiParent:
        \_Range: , line:39:8, endln:39:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:22:10, endln:22:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:22:12, endln:22:13
        |vpiParent:
        \_Range: , line:22:10, endln:22:16
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:14, endln:22:15
        |vpiParent:
        \_Range: , line:22:10, endln:22:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:23:10, endln:23:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:23:12, endln:23:13
        |vpiParent:
        \_Range: , line:23:10, endln:23:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:14, endln:23:15
        |vpiParent:
        \_Range: , line:23:10, endln:23:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:24:10, endln:24:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:24:11, endln:24:13
        |vpiParent:
        \_Range: , line:24:10, endln:24:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:24:14, endln:24:15
        |vpiParent:
        \_Range: , line:24:10, endln:24:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:28:10, endln:28:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:28:12, endln:28:13
        |vpiParent:
        \_Range: , line:28:10, endln:28:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:14, endln:28:15
        |vpiParent:
        \_Range: , line:28:10, endln:28:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:29:10, endln:29:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:29:11, endln:29:13
        |vpiParent:
        \_Range: , line:29:10, endln:29:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:14, endln:29:15
        |vpiParent:
        \_Range: , line:29:10, endln:29:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiRange:
    \_Range: , line:31:10, endln:31:16
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:31:11, endln:31:13
        |vpiParent:
        \_Range: , line:31:10, endln:31:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:14, endln:31:15
        |vpiParent:
        \_Range: , line:31:10, endln:31:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.clk), line:17:9, endln:17:12
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:clk
    |vpiFullName:work@SimDTM.clk
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.reset), line:18:9, endln:18:14
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:reset
    |vpiFullName:work@SimDTM.reset
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_req_valid), line:20:17, endln:20:32
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_valid
    |vpiFullName:work@SimDTM.debug_req_valid
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_req_ready), line:21:17, endln:21:32
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_ready
    |vpiFullName:work@SimDTM.debug_req_ready
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_req_bits_addr), line:22:17, endln:22:36
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_addr), line:22:10, endln:22:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.debug_req_bits_addr), line:22:17, endln:22:36
      |vpiFullName:work@SimDTM.debug_req_bits_addr
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_req_bits_addr
    |vpiFullName:work@SimDTM.debug_req_bits_addr
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_req_bits_op), line:23:17, endln:23:34
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_op), line:23:10, endln:23:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.debug_req_bits_op), line:23:17, endln:23:34
      |vpiFullName:work@SimDTM.debug_req_bits_op
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_req_bits_op
    |vpiFullName:work@SimDTM.debug_req_bits_op
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_req_bits_data), line:24:17, endln:24:36
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_data), line:24:10, endln:24:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.debug_req_bits_data), line:24:17, endln:24:36
      |vpiFullName:work@SimDTM.debug_req_bits_data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_req_bits_data
    |vpiFullName:work@SimDTM.debug_req_bits_data
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_resp_valid), line:26:17, endln:26:33
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_valid
    |vpiFullName:work@SimDTM.debug_resp_valid
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_resp_ready), line:27:17, endln:27:33
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_ready
    |vpiFullName:work@SimDTM.debug_resp_ready
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_resp_bits_resp), line:28:17, endln:28:37
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_resp_bits_resp), line:28:10, endln:28:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.debug_resp_bits_resp), line:28:17, endln:28:37
      |vpiFullName:work@SimDTM.debug_resp_bits_resp
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_resp_bits_resp
    |vpiFullName:work@SimDTM.debug_resp_bits_resp
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.debug_resp_bits_data), line:29:17, endln:29:37
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_resp_bits_data), line:29:10, endln:29:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.debug_resp_bits_data), line:29:17, endln:29:37
      |vpiFullName:work@SimDTM.debug_resp_bits_data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:debug_resp_bits_data
    |vpiFullName:work@SimDTM.debug_resp_bits_data
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.exit), line:31:17, endln:31:21
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.exit), line:31:10, endln:31:16
      |vpiParent:
      \_LogicNet: (work@SimDTM.exit), line:31:17, endln:31:21
      |vpiFullName:work@SimDTM.exit
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:exit
    |vpiFullName:work@SimDTM.exit
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@SimDTM.r_reset), line:34:7, endln:34:14
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.__debug_req_ready), line:36:13, endln:36:30
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_req_ready), line:36:3, endln:36:7
      |vpiParent:
      \_LogicNet: (work@SimDTM.__debug_req_ready), line:36:13, endln:36:30
      |vpiFullName:work@SimDTM.__debug_req_ready
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:__debug_req_ready
    |vpiFullName:work@SimDTM.__debug_req_ready
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.__debug_resp_valid), line:37:13, endln:37:31
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_resp_valid), line:37:3, endln:37:7
      |vpiParent:
      \_LogicNet: (work@SimDTM.__debug_resp_valid), line:37:13, endln:37:31
      |vpiFullName:work@SimDTM.__debug_resp_valid
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:__debug_resp_valid
    |vpiFullName:work@SimDTM.__debug_resp_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.__debug_resp_bits_resp), line:38:20, endln:38:42
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_resp_bits_resp), line:38:3, endln:38:7
      |vpiParent:
      \_LogicNet: (work@SimDTM.__debug_resp_bits_resp), line:38:20, endln:38:42
      |vpiFullName:work@SimDTM.__debug_resp_bits_resp
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:__debug_resp_bits_resp
    |vpiFullName:work@SimDTM.__debug_resp_bits_resp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SimDTM.__debug_resp_bits_data), line:39:20, endln:39:42
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.__debug_resp_bits_data), line:39:3, endln:39:7
      |vpiParent:
      \_LogicNet: (work@SimDTM.__debug_resp_bits_data), line:39:20, endln:39:42
      |vpiFullName:work@SimDTM.__debug_resp_bits_data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:__debug_resp_bits_data
    |vpiFullName:work@SimDTM.__debug_resp_bits_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@SimDTM.__debug_req_bits_addr), line:42:7, endln:42:28
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@SimDTM.__debug_req_bits_op), line:43:7, endln:43:26
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@SimDTM.__debug_req_bits_data), line:44:7, endln:44:28
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@SimDTM
  |vpiNet:
  \_LogicNet: (work@SimDTM.clk), line:17:9, endln:17:12
  |vpiNet:
  \_LogicNet: (work@SimDTM.reset), line:18:9, endln:18:14
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_req_valid), line:20:17, endln:20:32
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_req_ready), line:21:17, endln:21:32
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_req_bits_addr), line:22:17, endln:22:36
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_req_bits_op), line:23:17, endln:23:34
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_req_bits_data), line:24:17, endln:24:36
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_resp_valid), line:26:17, endln:26:33
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_resp_ready), line:27:17, endln:27:33
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_resp_bits_resp), line:28:17, endln:28:37
  |vpiNet:
  \_LogicNet: (work@SimDTM.debug_resp_bits_data), line:29:17, endln:29:37
  |vpiNet:
  \_LogicNet: (work@SimDTM.exit), line:31:17, endln:31:21
  |vpiNet:
  \_LogicNet: (work@SimDTM.__debug_req_ready), line:36:13, endln:36:30
  |vpiNet:
  \_LogicNet: (work@SimDTM.__debug_resp_valid), line:37:13, endln:37:31
  |vpiNet:
  \_LogicNet: (work@SimDTM.__debug_resp_bits_resp), line:38:20, endln:38:42
  |vpiNet:
  \_LogicNet: (work@SimDTM.__debug_resp_bits_data), line:39:20, endln:39:42
  |vpiPort:
  \_Port: (clk), line:17:9, endln:17:12
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:18:9, endln:18:14
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (debug_req_valid), line:20:17, endln:20:32
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (debug_req_ready), line:21:17, endln:21:32
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (debug_req_bits_addr), line:22:17, endln:22:36
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_bits_addr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_addr), line:22:10, endln:22:16
      |vpiParent:
      \_Port: (debug_req_bits_addr), line:22:17, endln:22:36
      |vpiFullName:work@SimDTM.debug_req_bits_addr
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (debug_req_bits_op), line:23:17, endln:23:34
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_bits_op
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_op), line:23:10, endln:23:16
      |vpiParent:
      \_Port: (debug_req_bits_op), line:23:17, endln:23:34
      |vpiFullName:work@SimDTM.debug_req_bits_op
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (debug_req_bits_data), line:24:17, endln:24:36
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_req_bits_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_req_bits_data), line:24:10, endln:24:16
      |vpiParent:
      \_Port: (debug_req_bits_data), line:24:17, endln:24:36
      |vpiFullName:work@SimDTM.debug_req_bits_data
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (debug_resp_valid), line:26:17, endln:26:33
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (debug_resp_ready), line:27:17, endln:27:33
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (debug_resp_bits_resp), line:28:17, endln:28:37
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_bits_resp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_resp_bits_resp), line:28:10, endln:28:16
      |vpiParent:
      \_Port: (debug_resp_bits_resp), line:28:17, endln:28:37
      |vpiFullName:work@SimDTM.debug_resp_bits_resp
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (debug_resp_bits_data), line:29:17, endln:29:37
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:debug_resp_bits_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.debug_resp_bits_data), line:29:10, endln:29:16
      |vpiParent:
      \_Port: (debug_resp_bits_data), line:29:17, endln:29:37
      |vpiFullName:work@SimDTM.debug_resp_bits_data
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (exit), line:31:17, endln:31:21
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiName:exit
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SimDTM.exit), line:31:10, endln:31:16
      |vpiParent:
      \_Port: (exit), line:31:17, endln:31:21
      |vpiFullName:work@SimDTM.exit
      |vpiActual:
      \_LogicTypespec: 
  |vpiProcess:
  \_Always: , line:55:3, endln:78:6
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiStmt:
    \_EventControl: , line:55:10, endln:55:24
      |vpiParent:
      \_Always: , line:55:3, endln:78:6
      |vpiCondition:
      \_Operation: , line:55:12, endln:55:23
        |vpiParent:
        \_EventControl: , line:55:10, endln:55:24
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@SimDTM.clk), line:55:20, endln:55:23
          |vpiParent:
          \_Operation: , line:55:12, endln:55:23
          |vpiName:clk
          |vpiFullName:work@SimDTM.clk
          |vpiActual:
          \_LogicNet: (work@SimDTM.clk), line:17:9, endln:17:12
      |vpiStmt:
      \_Begin: (work@SimDTM), line:56:3, endln:78:6
        |vpiParent:
        \_EventControl: , line:55:10, endln:55:24
        |vpiFullName:work@SimDTM
        |vpiStmt:
        \_Assignment: , line:57:5, endln:57:21
          |vpiParent:
          \_Begin: (work@SimDTM), line:56:3, endln:78:6
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@SimDTM.reset), line:57:16, endln:57:21
            |vpiParent:
            \_Assignment: , line:57:5, endln:57:21
            |vpiName:reset
            |vpiFullName:work@SimDTM.reset
            |vpiActual:
            \_LogicNet: (work@SimDTM.reset), line:18:9, endln:18:14
          |vpiLhs:
          \_RefObj: (work@SimDTM.r_reset), line:57:5, endln:57:12
            |vpiParent:
            \_Assignment: , line:57:5, endln:57:21
            |vpiName:r_reset
            |vpiFullName:work@SimDTM.r_reset
            |vpiActual:
            \_BitVar: (work@SimDTM.r_reset), line:34:7, endln:34:14
        |vpiStmt:
        \_IfElse: , line:58:5, endln:77:8
          |vpiParent:
          \_Begin: (work@SimDTM), line:56:3, endln:78:6
          |vpiCondition:
          \_Operation: , line:58:9, endln:58:25
            |vpiParent:
            \_IfElse: , line:58:5, endln:77:8
            |vpiOpType:27
            |vpiOperand:
            \_RefObj: (work@SimDTM.reset), line:58:9, endln:58:14
              |vpiParent:
              \_Operation: , line:58:9, endln:58:25
              |vpiName:reset
              |vpiFullName:work@SimDTM.reset
              |vpiActual:
              \_LogicNet: (work@SimDTM.reset), line:18:9, endln:18:14
            |vpiOperand:
            \_RefObj: (work@SimDTM.r_reset), line:58:18, endln:58:25
              |vpiParent:
              \_Operation: , line:58:9, endln:58:25
              |vpiName:r_reset
              |vpiFullName:work@SimDTM.r_reset
              |vpiActual:
              \_BitVar: (work@SimDTM.r_reset), line:34:7, endln:34:14
          |vpiStmt:
          \_Begin: (work@SimDTM), line:59:5, endln:63:8
            |vpiParent:
            \_IfElse: , line:58:5, endln:77:8
            |vpiFullName:work@SimDTM
            |vpiStmt:
            \_Assignment: , line:60:7, endln:60:28
              |vpiParent:
              \_Begin: (work@SimDTM), line:59:5, endln:63:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:60:27, endln:60:28
                |vpiParent:
                \_Assignment: , line:60:7, endln:60:28
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@SimDTM.__debug_req_valid), line:60:7, endln:60:24
                |vpiParent:
                \_Assignment: , line:60:7, endln:60:28
                |vpiName:__debug_req_valid
                |vpiFullName:work@SimDTM.__debug_req_valid
                |vpiActual:
                \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
            |vpiStmt:
            \_Assignment: , line:61:7, endln:61:29
              |vpiParent:
              \_Begin: (work@SimDTM), line:59:5, endln:63:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:61:28, endln:61:29
                |vpiParent:
                \_Assignment: , line:61:7, endln:61:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@SimDTM.__debug_resp_ready), line:61:7, endln:61:25
                |vpiParent:
                \_Assignment: , line:61:7, endln:61:29
                |vpiName:__debug_resp_ready
                |vpiFullName:work@SimDTM.__debug_resp_ready
                |vpiActual:
                \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
            |vpiStmt:
            \_Assignment: , line:62:7, endln:62:17
              |vpiParent:
              \_Begin: (work@SimDTM), line:59:5, endln:63:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:62:16, endln:62:17
                |vpiParent:
                \_Assignment: , line:62:7, endln:62:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@SimDTM.__exit), line:62:7, endln:62:13
                |vpiParent:
                \_Assignment: , line:62:7, endln:62:17
                |vpiName:__exit
                |vpiFullName:work@SimDTM.__exit
                |vpiActual:
                \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
          |vpiElseStmt:
          \_Begin: (work@SimDTM), line:65:5, endln:77:8
            |vpiParent:
            \_IfElse: , line:58:5, endln:77:8
            |vpiFullName:work@SimDTM
            |vpiStmt:
            \_Assignment: , line:66:7, endln:76:8
              |vpiParent:
              \_Begin: (work@SimDTM), line:65:5, endln:77:8
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_FuncCall: (debug_tick), line:66:16, endln:76:8
                |vpiParent:
                \_Assignment: , line:66:7, endln:76:8
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_req_valid), line:67:9, endln:67:26
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_req_valid
                  |vpiFullName:work@SimDTM.__debug_req_valid
                  |vpiActual:
                  \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_req_ready), line:68:9, endln:68:26
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_req_ready
                  |vpiFullName:work@SimDTM.__debug_req_ready
                  |vpiActual:
                  \_LogicNet: (work@SimDTM.__debug_req_ready), line:36:13, endln:36:30
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_req_bits_addr), line:69:9, endln:69:30
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_req_bits_addr
                  |vpiFullName:work@SimDTM.__debug_req_bits_addr
                  |vpiActual:
                  \_IntVar: (work@SimDTM.__debug_req_bits_addr), line:42:7, endln:42:28
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_req_bits_op), line:70:9, endln:70:28
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_req_bits_op
                  |vpiFullName:work@SimDTM.__debug_req_bits_op
                  |vpiActual:
                  \_IntVar: (work@SimDTM.__debug_req_bits_op), line:43:7, endln:43:26
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_req_bits_data), line:71:9, endln:71:30
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_req_bits_data
                  |vpiFullName:work@SimDTM.__debug_req_bits_data
                  |vpiActual:
                  \_IntVar: (work@SimDTM.__debug_req_bits_data), line:44:7, endln:44:28
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_resp_valid), line:72:9, endln:72:27
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_resp_valid
                  |vpiFullName:work@SimDTM.__debug_resp_valid
                  |vpiActual:
                  \_LogicNet: (work@SimDTM.__debug_resp_valid), line:37:13, endln:37:31
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_resp_ready), line:73:9, endln:73:27
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_resp_ready
                  |vpiFullName:work@SimDTM.__debug_resp_ready
                  |vpiActual:
                  \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_resp_bits_resp), line:74:9, endln:74:31
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_resp_bits_resp
                  |vpiFullName:work@SimDTM.__debug_resp_bits_resp
                  |vpiActual:
                  \_LogicNet: (work@SimDTM.__debug_resp_bits_resp), line:38:20, endln:38:42
                |vpiArgument:
                \_RefObj: (work@SimDTM.__debug_resp_bits_data), line:75:9, endln:75:31
                  |vpiParent:
                  \_FuncCall: (debug_tick), line:66:16, endln:76:8
                  |vpiName:__debug_resp_bits_data
                  |vpiFullName:work@SimDTM.__debug_resp_bits_data
                  |vpiActual:
                  \_LogicNet: (work@SimDTM.__debug_resp_bits_data), line:39:20, endln:39:42
                |vpiName:
                \_Identifier: (debug_tick)
                  |vpiName:debug_tick
              |vpiLhs:
              \_RefObj: (work@SimDTM.__exit), line:66:7, endln:66:13
                |vpiParent:
                \_Assignment: , line:66:7, endln:76:8
                |vpiName:__exit
                |vpiFullName:work@SimDTM.__exit
                |vpiActual:
                \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:48:10, endln:48:50
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:48:10, endln:48:14
      |vpiParent:
      \_ContAssign: , line:48:10, endln:48:50
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_RefObj: (work@SimDTM.__debug_req_valid), line:48:33, endln:48:50
      |vpiParent:
      \_ContAssign: , line:48:10, endln:48:50
      |vpiName:__debug_req_valid
      |vpiFullName:work@SimDTM.__debug_req_valid
      |vpiActual:
      \_BitVar: (work@SimDTM.__debug_req_valid), line:41:7, endln:41:24
    |vpiLhs:
    \_RefObj: (work@SimDTM.debug_req_valid), line:48:15, endln:48:30
      |vpiParent:
      \_ContAssign: , line:48:10, endln:48:50
      |vpiName:debug_req_valid
      |vpiFullName:work@SimDTM.debug_req_valid
      |vpiActual:
      \_LogicNet: (work@SimDTM.debug_req_valid), line:20:17, endln:20:32
  |vpiContAssign:
  \_ContAssign: , line:49:10, endln:49:63
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:49:10, endln:49:14
      |vpiParent:
      \_ContAssign: , line:49:10, endln:49:63
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_PartSelect: __debug_req_bits_addr (work@SimDTM.__debug_req_bits_addr), line:49:37, endln:49:63
      |vpiParent:
      \_ContAssign: , line:49:10, endln:49:63
      |vpiName:__debug_req_bits_addr
      |vpiFullName:work@SimDTM.__debug_req_bits_addr
      |vpiDefName:__debug_req_bits_addr
      |vpiActual:
      \_IntVar: (work@SimDTM.__debug_req_bits_addr), line:42:7, endln:42:28
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:49:59, endln:49:60
        |vpiParent:
        \_PartSelect: __debug_req_bits_addr (work@SimDTM.__debug_req_bits_addr), line:49:37, endln:49:63
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:49:61, endln:49:62
        |vpiParent:
        \_PartSelect: __debug_req_bits_addr (work@SimDTM.__debug_req_bits_addr), line:49:37, endln:49:63
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@SimDTM.debug_req_bits_addr), line:49:15, endln:49:34
      |vpiParent:
      \_ContAssign: , line:49:10, endln:49:63
      |vpiName:debug_req_bits_addr
      |vpiFullName:work@SimDTM.debug_req_bits_addr
      |vpiActual:
      \_LogicNet: (work@SimDTM.debug_req_bits_addr), line:22:17, endln:22:36
  |vpiContAssign:
  \_ContAssign: , line:50:10, endln:50:59
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:50:10, endln:50:14
      |vpiParent:
      \_ContAssign: , line:50:10, endln:50:59
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_PartSelect: __debug_req_bits_op (work@SimDTM.__debug_req_bits_op), line:50:35, endln:50:59
      |vpiParent:
      \_ContAssign: , line:50:10, endln:50:59
      |vpiName:__debug_req_bits_op
      |vpiFullName:work@SimDTM.__debug_req_bits_op
      |vpiDefName:__debug_req_bits_op
      |vpiActual:
      \_IntVar: (work@SimDTM.__debug_req_bits_op), line:43:7, endln:43:26
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:50:55, endln:50:56
        |vpiParent:
        \_PartSelect: __debug_req_bits_op (work@SimDTM.__debug_req_bits_op), line:50:35, endln:50:59
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:50:57, endln:50:58
        |vpiParent:
        \_PartSelect: __debug_req_bits_op (work@SimDTM.__debug_req_bits_op), line:50:35, endln:50:59
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@SimDTM.debug_req_bits_op), line:50:15, endln:50:32
      |vpiParent:
      \_ContAssign: , line:50:10, endln:50:59
      |vpiName:debug_req_bits_op
      |vpiFullName:work@SimDTM.debug_req_bits_op
      |vpiActual:
      \_LogicNet: (work@SimDTM.debug_req_bits_op), line:23:17, endln:23:34
  |vpiContAssign:
  \_ContAssign: , line:51:10, endln:51:64
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:51:10, endln:51:14
      |vpiParent:
      \_ContAssign: , line:51:10, endln:51:64
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_PartSelect: __debug_req_bits_data (work@SimDTM.__debug_req_bits_data), line:51:37, endln:51:64
      |vpiParent:
      \_ContAssign: , line:51:10, endln:51:64
      |vpiName:__debug_req_bits_data
      |vpiFullName:work@SimDTM.__debug_req_bits_data
      |vpiDefName:__debug_req_bits_data
      |vpiActual:
      \_IntVar: (work@SimDTM.__debug_req_bits_data), line:44:7, endln:44:28
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:51:59, endln:51:61
        |vpiParent:
        \_PartSelect: __debug_req_bits_data (work@SimDTM.__debug_req_bits_data), line:51:37, endln:51:64
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:51:62, endln:51:63
        |vpiParent:
        \_PartSelect: __debug_req_bits_data (work@SimDTM.__debug_req_bits_data), line:51:37, endln:51:64
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@SimDTM.debug_req_bits_data), line:51:15, endln:51:34
      |vpiParent:
      \_ContAssign: , line:51:10, endln:51:64
      |vpiName:debug_req_bits_data
      |vpiFullName:work@SimDTM.debug_req_bits_data
      |vpiActual:
      \_LogicNet: (work@SimDTM.debug_req_bits_data), line:24:17, endln:24:36
  |vpiContAssign:
  \_ContAssign: , line:52:10, endln:52:52
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:52:10, endln:52:14
      |vpiParent:
      \_ContAssign: , line:52:10, endln:52:52
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_RefObj: (work@SimDTM.__debug_resp_ready), line:52:34, endln:52:52
      |vpiParent:
      \_ContAssign: , line:52:10, endln:52:52
      |vpiName:__debug_resp_ready
      |vpiFullName:work@SimDTM.__debug_resp_ready
      |vpiActual:
      \_BitVar: (work@SimDTM.__debug_resp_ready), line:45:7, endln:45:25
    |vpiLhs:
    \_RefObj: (work@SimDTM.debug_resp_ready), line:52:15, endln:52:31
      |vpiParent:
      \_ContAssign: , line:52:10, endln:52:52
      |vpiName:debug_resp_ready
      |vpiFullName:work@SimDTM.debug_resp_ready
      |vpiActual:
      \_LogicNet: (work@SimDTM.debug_resp_ready), line:27:17, endln:27:33
  |vpiContAssign:
  \_ContAssign: , line:53:10, endln:53:28
    |vpiParent:
    \_Module: work@SimDTM (work@SimDTM), file:${SURELOG_DIR}/tests/DelayAssign/dut.sv, line:16:1, endln:79:10
    |vpiDelay:
    \_Constant: , line:53:10, endln:53:14
      |vpiParent:
      \_ContAssign: , line:53:10, endln:53:28
      |vpiDecompile:#0.1
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRhs:
    \_RefObj: (work@SimDTM.__exit), line:53:22, endln:53:28
      |vpiParent:
      \_ContAssign: , line:53:10, endln:53:28
      |vpiName:__exit
      |vpiFullName:work@SimDTM.__exit
      |vpiActual:
      \_IntVar: (work@SimDTM.__exit), line:46:7, endln:46:13
    |vpiLhs:
    \_RefObj: (work@SimDTM.exit), line:53:15, endln:53:19
      |vpiParent:
      \_ContAssign: , line:53:10, endln:53:28
      |vpiName:exit
      |vpiFullName:work@SimDTM.exit
      |vpiActual:
      \_LogicNet: (work@SimDTM.exit), line:31:17, endln:31:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
