# Verilog
Verilog Based Projects done in Lab at IIT Palakkad
