Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8b2328653d2f4f6d89df2e2a68460590 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Digital_Clock_behav xil_defaultlib.tb_Digital_Clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'segment' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digital_Clock.sv:35]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'input_1' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:42]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'input_2' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:43]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'input_3' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:44]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'input_4' [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dwigh/Xilinx/Digital_Clock/Digital_Clock.srcs/sources_1/new/Digit_Display.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Refresh_Counter(WL=27)
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.Clock
Compiling module xil_defaultlib.Refresh_Counter(WL=19)
Compiling module xil_defaultlib.Refresh_Counter(WL=2)
Compiling module xil_defaultlib.Mux_4_to_1(WL=8)
Compiling module xil_defaultlib.Display_Decoder
Compiling module xil_defaultlib.Segment_Decoder
Compiling module xil_defaultlib.Digit_Display
Compiling module xil_defaultlib.Digital_Clock
Compiling module xil_defaultlib.tb_Digital_Clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Digital_Clock_behav
