
*** Running vivado
    with args -log Bound_Flash.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Bound_Flash.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Bound_Flash.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 454.703 ; gain = 184.094
Command: synth_design -top Bound_Flash -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20712
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 902.621 ; gain = 443.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Bound_Flash' [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Bound_Flash' (0#1) [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg in module Bound_Flash. [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:44]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register kickback_reg in module Bound_Flash. [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register lampstate_reg in module Bound_Flash. [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:53]
WARNING: [Synth 8-7137] Register max_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:48]
WARNING: [Synth 8-7137] Register min_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:49]
WARNING: [Synth 8-7137] Register counter_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:50]
WARNING: [Synth 8-7137] Register kickback_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:51]
WARNING: [Synth 8-7137] Register lamps_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:52]
WARNING: [Synth 8-7137] Register lampstate_reg in module Bound_Flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.srcs/sources_1/imports/new/lab1_1.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.262 ; gain = 552.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.262 ; gain = 552.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.262 ; gain = 552.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bound_Flash'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                             0000
                ON_STATE |                            00010 |                             0001
            GRADUALLY_ON |                            00100 |                             0010
               OFF_STATE |                            01000 |                             0100
           GRADUALLY_OFF |                            10000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Bound_Flash'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.262 ; gain = 552.598
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1191.637 ; gain = 732.973
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1191.637 ; gain = 732.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     6|
|4     |LUT3 |     4|
|5     |LUT4 |     8|
|6     |LUT5 |    33|
|7     |LUT6 |    37|
|8     |FDCE |     4|
|9     |FDPE |     1|
|10    |FDRE |    33|
|11    |IBUF |     3|
|12    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   147|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1196.602 ; gain = 737.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1199.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 2004aa73
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1299.484 ; gain = 844.781
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1299.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Minh Hieu/OneDrive/Desktop/LAB_LSI/project_2/project_2.runs/synth_1/Bound_Flash.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Bound_Flash_utilization_synth.rpt -pb Bound_Flash_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 13:02:41 2024...
