D:/University/DSD/midterm/soal7/MathUnit.v {0 {vlog -work work -stats=none D:/University/DSD/midterm/soal7/MathUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MathUnit
** Error: D:/University/DSD/midterm/soal7/MathUnit.v(18): Register is illegal in left-hand side of continuous assignment
** Error: D:/University/DSD/midterm/soal7/MathUnit.v(19): Register is illegal in left-hand side of continuous assignment

} {4.0 6.0} {}} D:/University/DSD/midterm/soal7/TestVectorProcessor.v {1 {vlog -work work -stats=none D:/University/DSD/midterm/soal7/TestVectorProcessor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TestVectorProcessor

Top level modules:
	TestVectorProcessor

} {} {}} D:/University/DSD/midterm/soal7/VectorProcessor.v {1 {vlog -work work -stats=none D:/University/DSD/midterm/soal7/VectorProcessor.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Processor

Top level modules:
	Processor

} {} {}} D:/University/DSD/midterm/soal7/Memory.v {1 {vlog -work work -stats=none D:/University/DSD/midterm/soal7/Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Memory

Top level modules:
	Memory

} {} {}} D:/University/DSD/midterm/soal7/RegisterFile.v {0 {vlog -work work -stats=none D:/University/DSD/midterm/soal7/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile
** Error: D:/University/DSD/midterm/soal7/RegisterFile.v(18): Register is illegal in left-hand side of continuous assignment
** Error: D:/University/DSD/midterm/soal7/RegisterFile.v(19): Register is illegal in left-hand side of continuous assignment
** Error: D:/University/DSD/midterm/soal7/RegisterFile.v(20): Register is illegal in left-hand side of continuous assignment
** Error: D:/University/DSD/midterm/soal7/RegisterFile.v(21): Register is illegal in left-hand side of continuous assignment

} {4.0 8.0} {}}
