// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_58_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln55_1,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        sub_ln57,
        corr_address0,
        corr_ce0,
        corr_we0,
        corr_d0,
        corr_address1,
        corr_ce1,
        corr_we1,
        corr_d1,
        zext_ln55,
        sext_ln62,
        sext_ln62_1,
        sext_ln62_2,
        sext_ln62_3,
        sext_ln62_4,
        sext_ln62_5,
        sext_ln62_6,
        sext_ln62_7,
        sext_ln62_8,
        sext_ln62_9,
        sext_ln62_10,
        sext_ln62_11,
        sext_ln62_12,
        sext_ln62_13,
        sext_ln62_14,
        sext_ln62_15,
        sext_ln62_16,
        sext_ln62_17,
        sext_ln62_18,
        sext_ln62_19,
        sext_ln62_20,
        sext_ln62_21,
        sext_ln62_22,
        sext_ln62_23,
        sext_ln62_24,
        sext_ln62_25,
        sext_ln62_26,
        sext_ln62_27,
        sext_ln62_28,
        sext_ln62_29,
        sext_ln62_30,
        sext_ln58
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] zext_ln55_1;
output  [9:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
input  [9:0] sub_ln57;
output  [9:0] corr_address0;
output   corr_ce0;
output   corr_we0;
output  [31:0] corr_d0;
output  [9:0] corr_address1;
output   corr_ce1;
output   corr_we1;
output  [31:0] corr_d1;
input  [4:0] zext_ln55;
input  [31:0] sext_ln62;
input  [31:0] sext_ln62_1;
input  [31:0] sext_ln62_2;
input  [31:0] sext_ln62_3;
input  [31:0] sext_ln62_4;
input  [31:0] sext_ln62_5;
input  [31:0] sext_ln62_6;
input  [31:0] sext_ln62_7;
input  [31:0] sext_ln62_8;
input  [31:0] sext_ln62_9;
input  [31:0] sext_ln62_10;
input  [31:0] sext_ln62_11;
input  [31:0] sext_ln62_12;
input  [31:0] sext_ln62_13;
input  [31:0] sext_ln62_14;
input  [31:0] sext_ln62_15;
input  [31:0] sext_ln62_16;
input  [31:0] sext_ln62_17;
input  [31:0] sext_ln62_18;
input  [31:0] sext_ln62_19;
input  [31:0] sext_ln62_20;
input  [31:0] sext_ln62_21;
input  [31:0] sext_ln62_22;
input  [31:0] sext_ln62_23;
input  [31:0] sext_ln62_24;
input  [31:0] sext_ln62_25;
input  [31:0] sext_ln62_26;
input  [31:0] sext_ln62_27;
input  [31:0] sext_ln62_28;
input  [31:0] sext_ln62_29;
input  [31:0] sext_ln62_30;
input  [31:0] sext_ln58;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg[9:0] data_address1;
reg data_ce1;
reg corr_ce0;
reg corr_we0;
reg corr_ce1;
reg corr_we1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln58_reg_2373;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
reg   [31:0] reg_708;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_712;
wire   [47:0] grp_fu_704_p2;
reg   [47:0] reg_716;
wire   [47:0] grp_fu_700_p2;
reg   [47:0] reg_720;
wire  signed [47:0] sext_ln58_cast_fu_724_p1;
reg  signed [47:0] sext_ln58_cast_reg_2204;
wire  signed [47:0] sext_ln62_30_cast_fu_728_p1;
reg  signed [47:0] sext_ln62_30_cast_reg_2209;
wire  signed [47:0] sext_ln62_29_cast_fu_732_p1;
reg  signed [47:0] sext_ln62_29_cast_reg_2214;
wire  signed [47:0] sext_ln62_28_cast_fu_736_p1;
reg  signed [47:0] sext_ln62_28_cast_reg_2219;
wire  signed [47:0] sext_ln62_27_cast_fu_740_p1;
reg  signed [47:0] sext_ln62_27_cast_reg_2224;
wire  signed [47:0] sext_ln62_26_cast_fu_744_p1;
reg  signed [47:0] sext_ln62_26_cast_reg_2229;
wire  signed [47:0] sext_ln62_25_cast_fu_748_p1;
reg  signed [47:0] sext_ln62_25_cast_reg_2234;
wire  signed [47:0] sext_ln62_24_cast_fu_752_p1;
reg  signed [47:0] sext_ln62_24_cast_reg_2239;
wire  signed [47:0] sext_ln62_23_cast_fu_756_p1;
reg  signed [47:0] sext_ln62_23_cast_reg_2244;
wire  signed [47:0] sext_ln62_22_cast_fu_760_p1;
reg  signed [47:0] sext_ln62_22_cast_reg_2249;
wire  signed [47:0] sext_ln62_21_cast_fu_764_p1;
reg  signed [47:0] sext_ln62_21_cast_reg_2254;
wire  signed [47:0] sext_ln62_20_cast_fu_768_p1;
reg  signed [47:0] sext_ln62_20_cast_reg_2259;
wire  signed [47:0] sext_ln62_19_cast_fu_772_p1;
reg  signed [47:0] sext_ln62_19_cast_reg_2264;
wire  signed [47:0] sext_ln62_18_cast_fu_776_p1;
reg  signed [47:0] sext_ln62_18_cast_reg_2269;
wire  signed [47:0] sext_ln62_17_cast_fu_780_p1;
reg  signed [47:0] sext_ln62_17_cast_reg_2274;
wire  signed [47:0] sext_ln62_16_cast_fu_784_p1;
reg  signed [47:0] sext_ln62_16_cast_reg_2279;
wire  signed [47:0] sext_ln62_15_cast_fu_788_p1;
reg  signed [47:0] sext_ln62_15_cast_reg_2284;
wire  signed [47:0] sext_ln62_14_cast_fu_792_p1;
reg  signed [47:0] sext_ln62_14_cast_reg_2289;
wire  signed [47:0] sext_ln62_13_cast_fu_796_p1;
reg  signed [47:0] sext_ln62_13_cast_reg_2294;
wire  signed [47:0] sext_ln62_12_cast_fu_800_p1;
reg  signed [47:0] sext_ln62_12_cast_reg_2299;
wire  signed [47:0] sext_ln62_11_cast_fu_804_p1;
reg  signed [47:0] sext_ln62_11_cast_reg_2304;
wire  signed [47:0] sext_ln62_10_cast_fu_808_p1;
reg  signed [47:0] sext_ln62_10_cast_reg_2309;
wire  signed [47:0] sext_ln62_9_cast_fu_812_p1;
reg  signed [47:0] sext_ln62_9_cast_reg_2314;
wire  signed [47:0] sext_ln62_8_cast_fu_816_p1;
reg  signed [47:0] sext_ln62_8_cast_reg_2319;
wire  signed [47:0] sext_ln62_7_cast_fu_820_p1;
reg  signed [47:0] sext_ln62_7_cast_reg_2324;
wire  signed [47:0] sext_ln62_6_cast_fu_824_p1;
reg  signed [47:0] sext_ln62_6_cast_reg_2329;
wire  signed [47:0] sext_ln62_5_cast_fu_828_p1;
reg  signed [47:0] sext_ln62_5_cast_reg_2334;
wire  signed [47:0] sext_ln62_4_cast_fu_832_p1;
reg  signed [47:0] sext_ln62_4_cast_reg_2339;
wire  signed [47:0] sext_ln62_3_cast_fu_836_p1;
reg  signed [47:0] sext_ln62_3_cast_reg_2344;
wire  signed [47:0] sext_ln62_2_cast_fu_840_p1;
reg  signed [47:0] sext_ln62_2_cast_reg_2349;
wire  signed [47:0] sext_ln62_1_cast_fu_844_p1;
reg  signed [47:0] sext_ln62_1_cast_reg_2354;
wire  signed [47:0] sext_ln62_cast_fu_848_p1;
reg  signed [47:0] sext_ln62_cast_reg_2359;
reg   [5:0] j_1_reg_2364;
wire   [0:0] icmp_ln58_fu_872_p2;
wire   [6:0] zext_ln62_3_fu_883_p1;
reg   [6:0] zext_ln62_3_reg_2377;
wire   [9:0] add_ln63_fu_924_p2;
reg   [9:0] add_ln63_reg_2392;
reg   [9:0] add_ln63_reg_2392_pp0_iter1_reg;
wire   [7:0] zext_ln62_2_fu_930_p1;
reg   [7:0] zext_ln62_2_reg_2397;
wire  signed [47:0] sext_ln62_31_fu_974_p1;
wire  signed [47:0] sext_ln62_32_fu_979_p1;
wire   [8:0] zext_ln62_1_fu_984_p1;
reg   [8:0] zext_ln62_1_reg_2436;
reg   [31:0] tmp_54_reg_2460;
wire  signed [47:0] sext_ln62_33_fu_1018_p1;
wire  signed [47:0] sext_ln62_34_fu_1023_p1;
reg   [31:0] tmp_55_reg_2485;
wire  signed [47:0] sext_ln62_35_fu_1071_p1;
wire  signed [47:0] sext_ln62_36_fu_1076_p1;
reg   [31:0] tmp_57_reg_2510;
wire  signed [47:0] sext_ln62_37_fu_1148_p1;
wire  signed [47:0] sext_ln62_38_fu_1153_p1;
reg   [31:0] tmp_59_reg_2535;
wire  signed [47:0] sext_ln62_39_fu_1225_p1;
wire  signed [47:0] sext_ln62_40_fu_1230_p1;
reg   [31:0] tmp_61_reg_2560;
wire  signed [47:0] sext_ln62_41_fu_1310_p1;
wire  signed [47:0] sext_ln62_42_fu_1315_p1;
wire   [9:0] zext_ln62_fu_1320_p1;
reg   [9:0] zext_ln62_reg_2575;
reg   [31:0] tmp_63_reg_2600;
wire  signed [47:0] sext_ln62_43_fu_1397_p1;
wire  signed [47:0] sext_ln62_44_fu_1402_p1;
reg   [31:0] tmp_65_reg_2625;
wire  signed [47:0] sext_ln62_45_fu_1474_p1;
wire  signed [47:0] sext_ln62_46_fu_1479_p1;
reg   [31:0] tmp_67_reg_2650;
wire  signed [47:0] sext_ln62_47_fu_1551_p1;
wire  signed [47:0] sext_ln62_48_fu_1556_p1;
reg   [31:0] tmp_69_reg_2675;
wire  signed [47:0] sext_ln62_49_fu_1628_p1;
wire  signed [47:0] sext_ln62_50_fu_1633_p1;
reg   [31:0] tmp_71_reg_2700;
wire  signed [47:0] sext_ln62_51_fu_1705_p1;
wire  signed [47:0] sext_ln62_52_fu_1710_p1;
wire   [9:0] add_ln60_fu_1735_p2;
reg   [9:0] add_ln60_reg_2725;
reg   [31:0] tmp_73_reg_2730;
wire  signed [47:0] sext_ln62_53_fu_1786_p1;
wire  signed [47:0] sext_ln62_54_fu_1791_p1;
reg   [31:0] tmp_75_reg_2755;
wire  signed [47:0] sext_ln62_55_fu_1871_p1;
wire  signed [47:0] sext_ln62_56_fu_1876_p1;
reg   [31:0] tmp_77_reg_2780;
wire  signed [47:0] sext_ln62_57_fu_1956_p1;
wire  signed [47:0] sext_ln62_58_fu_1961_p1;
reg   [31:0] tmp_79_reg_2795;
wire  signed [47:0] sext_ln62_59_fu_2023_p1;
wire  signed [47:0] sext_ln62_60_fu_2028_p1;
reg   [31:0] tmp_81_reg_2810;
wire  signed [47:0] sext_ln62_61_fu_2080_p1;
wire  signed [47:0] sext_ln62_62_fu_2085_p1;
reg   [31:0] tmp_83_reg_2825;
reg   [31:0] trunc_ln62_s_reg_2830;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_3_cast_fu_878_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln62_4_fu_893_p1;
wire   [63:0] zext_ln62_5_fu_938_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln62_6_fu_949_p1;
wire   [63:0] zext_ln62_7_fu_959_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln62_8_fu_969_p1;
wire   [63:0] zext_ln62_9_fu_992_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln62_10_fu_1003_p1;
wire   [63:0] zext_ln62_11_fu_1033_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln62_12_fu_1043_p1;
wire   [63:0] zext_ln62_13_fu_1086_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln62_14_fu_1096_p1;
wire   [63:0] zext_ln62_15_fu_1163_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln62_16_fu_1173_p1;
wire   [63:0] zext_ln62_17_fu_1244_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln62_18_fu_1258_p1;
wire   [63:0] zext_ln62_19_fu_1334_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln62_20_fu_1345_p1;
wire   [63:0] zext_ln62_21_fu_1412_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln62_22_fu_1422_p1;
wire   [63:0] zext_ln62_23_fu_1489_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln62_24_fu_1499_p1;
wire   [63:0] zext_ln62_25_fu_1566_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln62_26_fu_1576_p1;
wire   [63:0] zext_ln62_27_fu_1643_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln62_28_fu_1653_p1;
wire   [63:0] zext_ln62_29_fu_1720_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln62_30_fu_1730_p1;
wire   [63:0] zext_ln62_31_fu_1805_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln62_32_fu_1819_p1;
wire   [63:0] zext_ln62_33_fu_1890_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln62_34_fu_1904_p1;
wire   [63:0] zext_ln60_fu_2184_p1;
wire   [63:0] zext_ln63_1_fu_2188_p1;
reg   [5:0] j_fu_196;
wire   [5:0] add_ln58_fu_1966_p2;
wire   [5:0] zext_ln55_1_cast_fu_852_p1;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_1;
reg  signed [31:0] grp_fu_700_p0;
reg  signed [31:0] grp_fu_700_p1;
reg  signed [31:0] grp_fu_704_p0;
reg  signed [31:0] grp_fu_704_p1;
wire   [6:0] add_ln62_31_fu_887_p2;
wire   [4:0] empty_fu_868_p1;
wire   [7:0] tmp_53_fu_906_p3;
wire   [9:0] tmp_52_fu_898_p3;
wire   [9:0] zext_ln63_fu_914_p1;
wire   [9:0] sub_ln63_fu_918_p2;
wire   [9:0] zext_ln55_cast_fu_856_p1;
wire   [6:0] add_ln62_32_fu_933_p2;
wire   [7:0] add_ln62_33_fu_943_p2;
wire   [7:0] add_ln62_34_fu_954_p2;
wire   [7:0] add_ln62_35_fu_964_p2;
wire   [7:0] add_ln62_36_fu_987_p2;
wire   [8:0] add_ln62_37_fu_997_p2;
wire   [8:0] add_ln62_38_fu_1028_p2;
wire   [8:0] add_ln62_39_fu_1038_p2;
wire   [47:0] shl_ln4_fu_1048_p3;
wire   [47:0] add_ln62_fu_1055_p2;
wire   [8:0] add_ln62_40_fu_1081_p2;
wire   [8:0] add_ln62_41_fu_1091_p2;
wire   [47:0] shl_ln62_1_fu_1101_p3;
wire   [47:0] add_ln62_1_fu_1108_p2;
wire   [31:0] tmp_56_fu_1114_p4;
wire   [47:0] shl_ln62_2_fu_1124_p3;
wire   [47:0] add_ln62_2_fu_1132_p2;
wire   [8:0] add_ln62_42_fu_1158_p2;
wire   [8:0] add_ln62_43_fu_1168_p2;
wire   [47:0] shl_ln62_3_fu_1178_p3;
wire   [47:0] add_ln62_3_fu_1185_p2;
wire   [31:0] tmp_58_fu_1191_p4;
wire   [47:0] shl_ln62_4_fu_1201_p3;
wire   [47:0] add_ln62_4_fu_1209_p2;
wire   [7:0] add_ln62_44_fu_1235_p2;
wire  signed [8:0] sext_ln62_63_fu_1240_p1;
wire   [7:0] add_ln62_45_fu_1249_p2;
wire  signed [8:0] sext_ln62_64_fu_1254_p1;
wire   [47:0] shl_ln62_5_fu_1263_p3;
wire   [47:0] add_ln62_5_fu_1270_p2;
wire   [31:0] tmp_60_fu_1276_p4;
wire   [47:0] shl_ln62_6_fu_1286_p3;
wire   [47:0] add_ln62_6_fu_1294_p2;
wire   [6:0] tmp_s_fu_1323_p3;
wire  signed [8:0] sext_ln62_65_fu_1330_p1;
wire   [9:0] add_ln62_46_fu_1339_p2;
wire   [47:0] shl_ln62_7_fu_1350_p3;
wire   [47:0] add_ln62_7_fu_1357_p2;
wire   [31:0] tmp_62_fu_1363_p4;
wire   [47:0] shl_ln62_8_fu_1373_p3;
wire   [47:0] add_ln62_8_fu_1381_p2;
wire   [9:0] add_ln62_47_fu_1407_p2;
wire   [9:0] add_ln62_48_fu_1417_p2;
wire   [47:0] shl_ln62_9_fu_1427_p3;
wire   [47:0] add_ln62_9_fu_1434_p2;
wire   [31:0] tmp_64_fu_1440_p4;
wire   [47:0] shl_ln62_s_fu_1450_p3;
wire   [47:0] add_ln62_10_fu_1458_p2;
wire   [9:0] add_ln62_49_fu_1484_p2;
wire   [9:0] add_ln62_50_fu_1494_p2;
wire   [47:0] shl_ln62_10_fu_1504_p3;
wire   [47:0] add_ln62_11_fu_1511_p2;
wire   [31:0] tmp_66_fu_1517_p4;
wire   [47:0] shl_ln62_11_fu_1527_p3;
wire   [47:0] add_ln62_12_fu_1535_p2;
wire   [9:0] add_ln62_51_fu_1561_p2;
wire   [9:0] add_ln62_52_fu_1571_p2;
wire   [47:0] shl_ln62_12_fu_1581_p3;
wire   [47:0] add_ln62_13_fu_1588_p2;
wire   [31:0] tmp_68_fu_1594_p4;
wire   [47:0] shl_ln62_13_fu_1604_p3;
wire   [47:0] add_ln62_14_fu_1612_p2;
wire   [9:0] add_ln62_53_fu_1638_p2;
wire   [9:0] add_ln62_54_fu_1648_p2;
wire   [47:0] shl_ln62_14_fu_1658_p3;
wire   [47:0] add_ln62_15_fu_1665_p2;
wire   [31:0] tmp_70_fu_1671_p4;
wire   [47:0] shl_ln62_15_fu_1681_p3;
wire   [47:0] add_ln62_16_fu_1689_p2;
wire   [9:0] add_ln62_55_fu_1715_p2;
wire   [9:0] add_ln62_56_fu_1725_p2;
wire   [47:0] shl_ln62_16_fu_1739_p3;
wire   [47:0] add_ln62_17_fu_1746_p2;
wire   [31:0] tmp_72_fu_1752_p4;
wire   [47:0] shl_ln62_17_fu_1762_p3;
wire   [47:0] add_ln62_18_fu_1770_p2;
wire   [8:0] add_ln62_57_fu_1796_p2;
wire  signed [9:0] sext_ln62_66_fu_1801_p1;
wire   [8:0] add_ln62_58_fu_1810_p2;
wire  signed [9:0] sext_ln62_67_fu_1815_p1;
wire   [47:0] shl_ln62_18_fu_1824_p3;
wire   [47:0] add_ln62_19_fu_1831_p2;
wire   [31:0] tmp_74_fu_1837_p4;
wire   [47:0] shl_ln62_19_fu_1847_p3;
wire   [47:0] add_ln62_20_fu_1855_p2;
wire   [8:0] add_ln62_59_fu_1881_p2;
wire  signed [9:0] sext_ln62_68_fu_1886_p1;
wire   [8:0] add_ln62_60_fu_1895_p2;
wire  signed [9:0] sext_ln62_69_fu_1900_p1;
wire   [47:0] shl_ln62_20_fu_1909_p3;
wire   [47:0] add_ln62_21_fu_1916_p2;
wire   [31:0] tmp_76_fu_1922_p4;
wire   [47:0] shl_ln62_21_fu_1932_p3;
wire   [47:0] add_ln62_22_fu_1940_p2;
wire   [47:0] shl_ln62_22_fu_1976_p3;
wire   [47:0] add_ln62_23_fu_1983_p2;
wire   [31:0] tmp_78_fu_1989_p4;
wire   [47:0] shl_ln62_23_fu_1999_p3;
wire   [47:0] add_ln62_24_fu_2007_p2;
wire   [47:0] shl_ln62_24_fu_2033_p3;
wire   [47:0] add_ln62_25_fu_2040_p2;
wire   [31:0] tmp_80_fu_2046_p4;
wire   [47:0] shl_ln62_25_fu_2056_p3;
wire   [47:0] add_ln62_26_fu_2064_p2;
wire   [47:0] shl_ln62_26_fu_2090_p3;
wire   [47:0] add_ln62_27_fu_2097_p2;
wire   [31:0] tmp_82_fu_2103_p4;
wire   [47:0] shl_ln62_27_fu_2113_p3;
wire   [47:0] add_ln62_28_fu_2121_p2;
wire   [47:0] shl_ln62_28_fu_2137_p3;
wire   [47:0] add_ln62_29_fu_2144_p2;
wire   [31:0] tmp_84_fu_2150_p4;
wire   [47:0] shl_ln62_29_fu_2160_p3;
wire   [47:0] add_ln62_30_fu_2168_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_correlation_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_700_p0),
    .din1(grp_fu_700_p1),
    .ce(1'b1),
    .dout(grp_fu_700_p2)
);

kernel_correlation_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_704_p0),
    .din1(grp_fu_704_p1),
    .ce(1'b1),
    .dout(grp_fu_704_p2)
);

kernel_correlation_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_196 <= zext_ln55_1_cast_fu_852_p1;
    end else if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_fu_196 <= add_ln58_fu_1966_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln60_reg_2725 <= add_ln60_fu_1735_p2;
        tmp_73_reg_2730 <= {{add_ln62_18_fu_1770_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln58_fu_872_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln63_reg_2392 <= add_ln63_fu_924_p2;
        zext_ln62_3_reg_2377[5 : 0] <= zext_ln62_3_fu_883_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln63_reg_2392_pp0_iter1_reg <= add_ln63_reg_2392;
        icmp_ln58_reg_2373 <= icmp_ln58_fu_872_p2;
        j_1_reg_2364 <= ap_sig_allocacmp_j_1;
        sext_ln58_cast_reg_2204 <= sext_ln58_cast_fu_724_p1;
        sext_ln62_10_cast_reg_2309 <= sext_ln62_10_cast_fu_808_p1;
        sext_ln62_11_cast_reg_2304 <= sext_ln62_11_cast_fu_804_p1;
        sext_ln62_12_cast_reg_2299 <= sext_ln62_12_cast_fu_800_p1;
        sext_ln62_13_cast_reg_2294 <= sext_ln62_13_cast_fu_796_p1;
        sext_ln62_14_cast_reg_2289 <= sext_ln62_14_cast_fu_792_p1;
        sext_ln62_15_cast_reg_2284 <= sext_ln62_15_cast_fu_788_p1;
        sext_ln62_16_cast_reg_2279 <= sext_ln62_16_cast_fu_784_p1;
        sext_ln62_17_cast_reg_2274 <= sext_ln62_17_cast_fu_780_p1;
        sext_ln62_18_cast_reg_2269 <= sext_ln62_18_cast_fu_776_p1;
        sext_ln62_19_cast_reg_2264 <= sext_ln62_19_cast_fu_772_p1;
        sext_ln62_1_cast_reg_2354 <= sext_ln62_1_cast_fu_844_p1;
        sext_ln62_20_cast_reg_2259 <= sext_ln62_20_cast_fu_768_p1;
        sext_ln62_21_cast_reg_2254 <= sext_ln62_21_cast_fu_764_p1;
        sext_ln62_22_cast_reg_2249 <= sext_ln62_22_cast_fu_760_p1;
        sext_ln62_23_cast_reg_2244 <= sext_ln62_23_cast_fu_756_p1;
        sext_ln62_24_cast_reg_2239 <= sext_ln62_24_cast_fu_752_p1;
        sext_ln62_25_cast_reg_2234 <= sext_ln62_25_cast_fu_748_p1;
        sext_ln62_26_cast_reg_2229 <= sext_ln62_26_cast_fu_744_p1;
        sext_ln62_27_cast_reg_2224 <= sext_ln62_27_cast_fu_740_p1;
        sext_ln62_28_cast_reg_2219 <= sext_ln62_28_cast_fu_736_p1;
        sext_ln62_29_cast_reg_2214 <= sext_ln62_29_cast_fu_732_p1;
        sext_ln62_2_cast_reg_2349 <= sext_ln62_2_cast_fu_840_p1;
        sext_ln62_30_cast_reg_2209 <= sext_ln62_30_cast_fu_728_p1;
        sext_ln62_3_cast_reg_2344 <= sext_ln62_3_cast_fu_836_p1;
        sext_ln62_4_cast_reg_2339 <= sext_ln62_4_cast_fu_832_p1;
        sext_ln62_5_cast_reg_2334 <= sext_ln62_5_cast_fu_828_p1;
        sext_ln62_6_cast_reg_2329 <= sext_ln62_6_cast_fu_824_p1;
        sext_ln62_7_cast_reg_2324 <= sext_ln62_7_cast_fu_820_p1;
        sext_ln62_8_cast_reg_2319 <= sext_ln62_8_cast_fu_816_p1;
        sext_ln62_9_cast_reg_2314 <= sext_ln62_9_cast_fu_812_p1;
        sext_ln62_cast_reg_2359 <= sext_ln62_cast_fu_848_p1;
        tmp_79_reg_2795 <= {{add_ln62_24_fu_2007_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage2)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_708 <= data_q1;
        reg_712 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | 
    ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_716 <= grp_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_720 <= grp_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_54_reg_2460 <= {{grp_fu_700_p2[47:16]}};
        zext_ln62_1_reg_2436[5 : 0] <= zext_ln62_1_fu_984_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_55_reg_2485 <= {{add_ln62_fu_1055_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_57_reg_2510 <= {{add_ln62_2_fu_1132_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_59_reg_2535 <= {{add_ln62_4_fu_1209_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_61_reg_2560 <= {{add_ln62_6_fu_1294_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_63_reg_2600 <= {{add_ln62_8_fu_1381_p2[47:16]}};
        zext_ln62_reg_2575[5 : 0] <= zext_ln62_fu_1320_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_65_reg_2625 <= {{add_ln62_10_fu_1458_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_67_reg_2650 <= {{add_ln62_12_fu_1535_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_69_reg_2675 <= {{add_ln62_14_fu_1612_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_71_reg_2700 <= {{add_ln62_16_fu_1689_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_75_reg_2755 <= {{add_ln62_20_fu_1855_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_77_reg_2780 <= {{add_ln62_22_fu_1940_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_81_reg_2810 <= {{add_ln62_26_fu_2064_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_83_reg_2825 <= {{add_ln62_28_fu_2121_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln62_s_reg_2830 <= {{add_ln62_30_fu_2168_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln58_reg_2373 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln62_2_reg_2397[5 : 0] <= zext_ln62_2_fu_930_p1[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln58_reg_2373 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = zext_ln55_1_cast_fu_852_p1;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        corr_ce0 = 1'b1;
    end else begin
        corr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        corr_ce1 = 1'b1;
    end else begin
        corr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        corr_we0 = 1'b1;
    end else begin
        corr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        corr_we1 = 1'b1;
    end else begin
        corr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address0 = zext_ln62_34_fu_1904_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address0 = zext_ln62_32_fu_1819_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address0 = zext_ln62_30_fu_1730_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address0 = zext_ln62_28_fu_1653_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address0 = zext_ln62_26_fu_1576_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address0 = zext_ln62_24_fu_1499_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address0 = zext_ln62_22_fu_1422_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address0 = zext_ln62_20_fu_1345_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address0 = zext_ln62_18_fu_1258_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address0 = zext_ln62_16_fu_1173_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address0 = zext_ln62_14_fu_1096_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address0 = zext_ln62_12_fu_1043_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address0 = zext_ln62_10_fu_1003_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address0 = zext_ln62_8_fu_969_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address0 = zext_ln62_6_fu_949_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address0 = zext_ln62_4_fu_893_p1;
        end else begin
            data_address0 = 'bx;
        end
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address1 = zext_ln62_33_fu_1890_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address1 = zext_ln62_31_fu_1805_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address1 = zext_ln62_29_fu_1720_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address1 = zext_ln62_27_fu_1643_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address1 = zext_ln62_25_fu_1566_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address1 = zext_ln62_23_fu_1489_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address1 = zext_ln62_21_fu_1412_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address1 = zext_ln62_19_fu_1334_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address1 = zext_ln62_17_fu_1244_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address1 = zext_ln62_15_fu_1163_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address1 = zext_ln62_13_fu_1086_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address1 = zext_ln62_11_fu_1033_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address1 = zext_ln62_9_fu_992_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address1 = zext_ln62_7_fu_959_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address1 = zext_ln62_5_fu_938_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address1 = j_3_cast_fu_878_p1;
        end else begin
            data_address1 = 'bx;
        end
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_700_p0 = sext_ln62_61_fu_2080_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_700_p0 = sext_ln62_59_fu_2023_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_700_p0 = sext_ln62_57_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_700_p0 = sext_ln62_55_fu_1871_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_700_p0 = sext_ln62_53_fu_1786_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_700_p0 = sext_ln62_51_fu_1705_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_700_p0 = sext_ln62_49_fu_1628_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_700_p0 = sext_ln62_47_fu_1551_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_700_p0 = sext_ln62_45_fu_1474_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_700_p0 = sext_ln62_43_fu_1397_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_700_p0 = sext_ln62_41_fu_1310_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_700_p0 = sext_ln62_39_fu_1225_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_700_p0 = sext_ln62_37_fu_1148_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_700_p0 = sext_ln62_35_fu_1071_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_700_p0 = sext_ln62_33_fu_1018_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_700_p0 = sext_ln62_31_fu_974_p1;
    end else begin
        grp_fu_700_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_700_p1 = sext_ln62_30_cast_reg_2209;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_700_p1 = sext_ln62_28_cast_reg_2219;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_700_p1 = sext_ln62_26_cast_reg_2229;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_700_p1 = sext_ln62_24_cast_reg_2239;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_700_p1 = sext_ln62_22_cast_reg_2249;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_700_p1 = sext_ln62_20_cast_reg_2259;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_700_p1 = sext_ln62_18_cast_reg_2269;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_700_p1 = sext_ln62_16_cast_reg_2279;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_700_p1 = sext_ln62_14_cast_reg_2289;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_700_p1 = sext_ln62_12_cast_reg_2299;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_700_p1 = sext_ln62_10_cast_reg_2309;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_700_p1 = sext_ln62_8_cast_reg_2319;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_700_p1 = sext_ln62_6_cast_reg_2329;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_700_p1 = sext_ln62_4_cast_reg_2339;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_700_p1 = sext_ln62_2_cast_reg_2349;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_700_p1 = sext_ln62_cast_reg_2359;
    end else begin
        grp_fu_700_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_704_p0 = sext_ln62_62_fu_2085_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_704_p0 = sext_ln62_60_fu_2028_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_704_p0 = sext_ln62_58_fu_1961_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_704_p0 = sext_ln62_56_fu_1876_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_704_p0 = sext_ln62_54_fu_1791_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_704_p0 = sext_ln62_52_fu_1710_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_704_p0 = sext_ln62_50_fu_1633_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_704_p0 = sext_ln62_48_fu_1556_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_704_p0 = sext_ln62_46_fu_1479_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_704_p0 = sext_ln62_44_fu_1402_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_704_p0 = sext_ln62_42_fu_1315_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_704_p0 = sext_ln62_40_fu_1230_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_704_p0 = sext_ln62_38_fu_1153_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_704_p0 = sext_ln62_36_fu_1076_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_704_p0 = sext_ln62_34_fu_1023_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_704_p0 = sext_ln62_32_fu_979_p1;
    end else begin
        grp_fu_704_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_704_p1 = sext_ln58_cast_reg_2204;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_704_p1 = sext_ln62_29_cast_reg_2214;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_704_p1 = sext_ln62_27_cast_reg_2224;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_704_p1 = sext_ln62_25_cast_reg_2234;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_704_p1 = sext_ln62_23_cast_reg_2244;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_704_p1 = sext_ln62_21_cast_reg_2254;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_704_p1 = sext_ln62_19_cast_reg_2264;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_704_p1 = sext_ln62_17_cast_reg_2274;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_704_p1 = sext_ln62_15_cast_reg_2284;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_704_p1 = sext_ln62_13_cast_reg_2294;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_704_p1 = sext_ln62_11_cast_reg_2304;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_704_p1 = sext_ln62_9_cast_reg_2314;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_704_p1 = sext_ln62_7_cast_reg_2324;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_704_p1 = sext_ln62_5_cast_reg_2334;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_704_p1 = sext_ln62_3_cast_reg_2344;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_704_p1 = sext_ln62_1_cast_reg_2354;
    end else begin
        grp_fu_704_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_fu_1966_p2 = (j_1_reg_2364 + 6'd1);

assign add_ln60_fu_1735_p2 = (sub_ln57 + zext_ln62_reg_2575);

assign add_ln62_10_fu_1458_p2 = (shl_ln62_s_fu_1450_p3 + reg_716);

assign add_ln62_11_fu_1511_p2 = (shl_ln62_10_fu_1504_p3 + reg_720);

assign add_ln62_12_fu_1535_p2 = (shl_ln62_11_fu_1527_p3 + reg_716);

assign add_ln62_13_fu_1588_p2 = (shl_ln62_12_fu_1581_p3 + reg_720);

assign add_ln62_14_fu_1612_p2 = (shl_ln62_13_fu_1604_p3 + reg_716);

assign add_ln62_15_fu_1665_p2 = (shl_ln62_14_fu_1658_p3 + reg_720);

assign add_ln62_16_fu_1689_p2 = (shl_ln62_15_fu_1681_p3 + reg_716);

assign add_ln62_17_fu_1746_p2 = (shl_ln62_16_fu_1739_p3 + reg_720);

assign add_ln62_18_fu_1770_p2 = (shl_ln62_17_fu_1762_p3 + reg_716);

assign add_ln62_19_fu_1831_p2 = (shl_ln62_18_fu_1824_p3 + reg_720);

assign add_ln62_1_fu_1108_p2 = (shl_ln62_1_fu_1101_p3 + reg_720);

assign add_ln62_20_fu_1855_p2 = (shl_ln62_19_fu_1847_p3 + reg_716);

assign add_ln62_21_fu_1916_p2 = (shl_ln62_20_fu_1909_p3 + reg_720);

assign add_ln62_22_fu_1940_p2 = (shl_ln62_21_fu_1932_p3 + reg_716);

assign add_ln62_23_fu_1983_p2 = (shl_ln62_22_fu_1976_p3 + reg_720);

assign add_ln62_24_fu_2007_p2 = (shl_ln62_23_fu_1999_p3 + reg_716);

assign add_ln62_25_fu_2040_p2 = (shl_ln62_24_fu_2033_p3 + reg_720);

assign add_ln62_26_fu_2064_p2 = (shl_ln62_25_fu_2056_p3 + reg_716);

assign add_ln62_27_fu_2097_p2 = (shl_ln62_26_fu_2090_p3 + reg_720);

assign add_ln62_28_fu_2121_p2 = (shl_ln62_27_fu_2113_p3 + reg_716);

assign add_ln62_29_fu_2144_p2 = (shl_ln62_28_fu_2137_p3 + reg_720);

assign add_ln62_2_fu_1132_p2 = (shl_ln62_2_fu_1124_p3 + reg_716);

assign add_ln62_30_fu_2168_p2 = (shl_ln62_29_fu_2160_p3 + reg_716);

assign add_ln62_31_fu_887_p2 = (zext_ln62_3_fu_883_p1 + 7'd28);

assign add_ln62_32_fu_933_p2 = (zext_ln62_3_reg_2377 + 7'd56);

assign add_ln62_33_fu_943_p2 = (zext_ln62_2_fu_930_p1 + 8'd84);

assign add_ln62_34_fu_954_p2 = (zext_ln62_2_reg_2397 + 8'd112);

assign add_ln62_35_fu_964_p2 = ($signed(zext_ln62_2_reg_2397) + $signed(8'd140));

assign add_ln62_36_fu_987_p2 = ($signed(zext_ln62_2_reg_2397) + $signed(8'd168));

assign add_ln62_37_fu_997_p2 = (zext_ln62_1_fu_984_p1 + 9'd196);

assign add_ln62_38_fu_1028_p2 = (zext_ln62_1_reg_2436 + 9'd224);

assign add_ln62_39_fu_1038_p2 = (zext_ln62_1_reg_2436 + 9'd252);

assign add_ln62_3_fu_1185_p2 = (shl_ln62_3_fu_1178_p3 + reg_720);

assign add_ln62_40_fu_1081_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd280));

assign add_ln62_41_fu_1091_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd308));

assign add_ln62_42_fu_1158_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd336));

assign add_ln62_43_fu_1168_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd364));

assign add_ln62_44_fu_1235_p2 = ($signed(zext_ln62_2_reg_2397) + $signed(8'd136));

assign add_ln62_45_fu_1249_p2 = ($signed(zext_ln62_2_reg_2397) + $signed(8'd164));

assign add_ln62_46_fu_1339_p2 = (zext_ln62_fu_1320_p1 + 10'd476);

assign add_ln62_47_fu_1407_p2 = (zext_ln62_reg_2575 + 10'd504);

assign add_ln62_48_fu_1417_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd532));

assign add_ln62_49_fu_1484_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd560));

assign add_ln62_4_fu_1209_p2 = (shl_ln62_4_fu_1201_p3 + reg_716);

assign add_ln62_50_fu_1494_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd588));

assign add_ln62_51_fu_1561_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd616));

assign add_ln62_52_fu_1571_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd644));

assign add_ln62_53_fu_1638_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd672));

assign add_ln62_54_fu_1648_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd700));

assign add_ln62_55_fu_1715_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd728));

assign add_ln62_56_fu_1725_p2 = ($signed(zext_ln62_reg_2575) + $signed(10'd756));

assign add_ln62_57_fu_1796_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd272));

assign add_ln62_58_fu_1810_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd300));

assign add_ln62_59_fu_1881_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd328));

assign add_ln62_5_fu_1270_p2 = (shl_ln62_5_fu_1263_p3 + reg_720);

assign add_ln62_60_fu_1895_p2 = ($signed(zext_ln62_1_reg_2436) + $signed(9'd356));

assign add_ln62_6_fu_1294_p2 = (shl_ln62_6_fu_1286_p3 + reg_716);

assign add_ln62_7_fu_1357_p2 = (shl_ln62_7_fu_1350_p3 + reg_720);

assign add_ln62_8_fu_1381_p2 = (shl_ln62_8_fu_1373_p3 + reg_716);

assign add_ln62_9_fu_1434_p2 = (shl_ln62_9_fu_1427_p3 + reg_720);

assign add_ln62_fu_1055_p2 = (shl_ln4_fu_1048_p3 + reg_716);

assign add_ln63_fu_924_p2 = (sub_ln63_fu_918_p2 + zext_ln55_cast_fu_856_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign corr_address0 = zext_ln63_1_fu_2188_p1;

assign corr_address1 = zext_ln60_fu_2184_p1;

assign corr_d0 = trunc_ln62_s_reg_2830;

assign corr_d1 = trunc_ln62_s_reg_2830;

assign empty_fu_868_p1 = ap_sig_allocacmp_j_1[4:0];

assign icmp_ln58_fu_872_p2 = ((ap_sig_allocacmp_j_1 == 6'd28) ? 1'b1 : 1'b0);

assign j_3_cast_fu_878_p1 = ap_sig_allocacmp_j_1;

assign sext_ln58_cast_fu_724_p1 = $signed(sext_ln58);

assign sext_ln62_10_cast_fu_808_p1 = $signed(sext_ln62_10);

assign sext_ln62_11_cast_fu_804_p1 = $signed(sext_ln62_11);

assign sext_ln62_12_cast_fu_800_p1 = $signed(sext_ln62_12);

assign sext_ln62_13_cast_fu_796_p1 = $signed(sext_ln62_13);

assign sext_ln62_14_cast_fu_792_p1 = $signed(sext_ln62_14);

assign sext_ln62_15_cast_fu_788_p1 = $signed(sext_ln62_15);

assign sext_ln62_16_cast_fu_784_p1 = $signed(sext_ln62_16);

assign sext_ln62_17_cast_fu_780_p1 = $signed(sext_ln62_17);

assign sext_ln62_18_cast_fu_776_p1 = $signed(sext_ln62_18);

assign sext_ln62_19_cast_fu_772_p1 = $signed(sext_ln62_19);

assign sext_ln62_1_cast_fu_844_p1 = $signed(sext_ln62_1);

assign sext_ln62_20_cast_fu_768_p1 = $signed(sext_ln62_20);

assign sext_ln62_21_cast_fu_764_p1 = $signed(sext_ln62_21);

assign sext_ln62_22_cast_fu_760_p1 = $signed(sext_ln62_22);

assign sext_ln62_23_cast_fu_756_p1 = $signed(sext_ln62_23);

assign sext_ln62_24_cast_fu_752_p1 = $signed(sext_ln62_24);

assign sext_ln62_25_cast_fu_748_p1 = $signed(sext_ln62_25);

assign sext_ln62_26_cast_fu_744_p1 = $signed(sext_ln62_26);

assign sext_ln62_27_cast_fu_740_p1 = $signed(sext_ln62_27);

assign sext_ln62_28_cast_fu_736_p1 = $signed(sext_ln62_28);

assign sext_ln62_29_cast_fu_732_p1 = $signed(sext_ln62_29);

assign sext_ln62_2_cast_fu_840_p1 = $signed(sext_ln62_2);

assign sext_ln62_30_cast_fu_728_p1 = $signed(sext_ln62_30);

assign sext_ln62_31_fu_974_p1 = $signed(reg_708);

assign sext_ln62_32_fu_979_p1 = $signed(reg_712);

assign sext_ln62_33_fu_1018_p1 = $signed(reg_708);

assign sext_ln62_34_fu_1023_p1 = $signed(reg_712);

assign sext_ln62_35_fu_1071_p1 = $signed(reg_708);

assign sext_ln62_36_fu_1076_p1 = $signed(reg_712);

assign sext_ln62_37_fu_1148_p1 = $signed(reg_708);

assign sext_ln62_38_fu_1153_p1 = $signed(reg_712);

assign sext_ln62_39_fu_1225_p1 = $signed(reg_708);

assign sext_ln62_3_cast_fu_836_p1 = $signed(sext_ln62_3);

assign sext_ln62_40_fu_1230_p1 = $signed(reg_712);

assign sext_ln62_41_fu_1310_p1 = $signed(reg_708);

assign sext_ln62_42_fu_1315_p1 = $signed(reg_712);

assign sext_ln62_43_fu_1397_p1 = $signed(reg_708);

assign sext_ln62_44_fu_1402_p1 = $signed(reg_712);

assign sext_ln62_45_fu_1474_p1 = $signed(reg_708);

assign sext_ln62_46_fu_1479_p1 = $signed(reg_712);

assign sext_ln62_47_fu_1551_p1 = $signed(reg_708);

assign sext_ln62_48_fu_1556_p1 = $signed(reg_712);

assign sext_ln62_49_fu_1628_p1 = $signed(reg_708);

assign sext_ln62_4_cast_fu_832_p1 = $signed(sext_ln62_4);

assign sext_ln62_50_fu_1633_p1 = $signed(reg_712);

assign sext_ln62_51_fu_1705_p1 = $signed(reg_708);

assign sext_ln62_52_fu_1710_p1 = $signed(reg_712);

assign sext_ln62_53_fu_1786_p1 = $signed(reg_708);

assign sext_ln62_54_fu_1791_p1 = $signed(reg_712);

assign sext_ln62_55_fu_1871_p1 = $signed(reg_708);

assign sext_ln62_56_fu_1876_p1 = $signed(reg_712);

assign sext_ln62_57_fu_1956_p1 = $signed(reg_708);

assign sext_ln62_58_fu_1961_p1 = $signed(reg_712);

assign sext_ln62_59_fu_2023_p1 = $signed(reg_708);

assign sext_ln62_5_cast_fu_828_p1 = $signed(sext_ln62_5);

assign sext_ln62_60_fu_2028_p1 = $signed(reg_712);

assign sext_ln62_61_fu_2080_p1 = $signed(reg_708);

assign sext_ln62_62_fu_2085_p1 = $signed(reg_712);

assign sext_ln62_63_fu_1240_p1 = $signed(add_ln62_44_fu_1235_p2);

assign sext_ln62_64_fu_1254_p1 = $signed(add_ln62_45_fu_1249_p2);

assign sext_ln62_65_fu_1330_p1 = $signed(tmp_s_fu_1323_p3);

assign sext_ln62_66_fu_1801_p1 = $signed(add_ln62_57_fu_1796_p2);

assign sext_ln62_67_fu_1815_p1 = $signed(add_ln62_58_fu_1810_p2);

assign sext_ln62_68_fu_1886_p1 = $signed(add_ln62_59_fu_1881_p2);

assign sext_ln62_69_fu_1900_p1 = $signed(add_ln62_60_fu_1895_p2);

assign sext_ln62_6_cast_fu_824_p1 = $signed(sext_ln62_6);

assign sext_ln62_7_cast_fu_820_p1 = $signed(sext_ln62_7);

assign sext_ln62_8_cast_fu_816_p1 = $signed(sext_ln62_8);

assign sext_ln62_9_cast_fu_812_p1 = $signed(sext_ln62_9);

assign sext_ln62_cast_fu_848_p1 = $signed(sext_ln62);

assign shl_ln4_fu_1048_p3 = {{tmp_54_reg_2460}, {16'd0}};

assign shl_ln62_10_fu_1504_p3 = {{tmp_65_reg_2625}, {16'd0}};

assign shl_ln62_11_fu_1527_p3 = {{tmp_66_fu_1517_p4}, {16'd0}};

assign shl_ln62_12_fu_1581_p3 = {{tmp_67_reg_2650}, {16'd0}};

assign shl_ln62_13_fu_1604_p3 = {{tmp_68_fu_1594_p4}, {16'd0}};

assign shl_ln62_14_fu_1658_p3 = {{tmp_69_reg_2675}, {16'd0}};

assign shl_ln62_15_fu_1681_p3 = {{tmp_70_fu_1671_p4}, {16'd0}};

assign shl_ln62_16_fu_1739_p3 = {{tmp_71_reg_2700}, {16'd0}};

assign shl_ln62_17_fu_1762_p3 = {{tmp_72_fu_1752_p4}, {16'd0}};

assign shl_ln62_18_fu_1824_p3 = {{tmp_73_reg_2730}, {16'd0}};

assign shl_ln62_19_fu_1847_p3 = {{tmp_74_fu_1837_p4}, {16'd0}};

assign shl_ln62_1_fu_1101_p3 = {{tmp_55_reg_2485}, {16'd0}};

assign shl_ln62_20_fu_1909_p3 = {{tmp_75_reg_2755}, {16'd0}};

assign shl_ln62_21_fu_1932_p3 = {{tmp_76_fu_1922_p4}, {16'd0}};

assign shl_ln62_22_fu_1976_p3 = {{tmp_77_reg_2780}, {16'd0}};

assign shl_ln62_23_fu_1999_p3 = {{tmp_78_fu_1989_p4}, {16'd0}};

assign shl_ln62_24_fu_2033_p3 = {{tmp_79_reg_2795}, {16'd0}};

assign shl_ln62_25_fu_2056_p3 = {{tmp_80_fu_2046_p4}, {16'd0}};

assign shl_ln62_26_fu_2090_p3 = {{tmp_81_reg_2810}, {16'd0}};

assign shl_ln62_27_fu_2113_p3 = {{tmp_82_fu_2103_p4}, {16'd0}};

assign shl_ln62_28_fu_2137_p3 = {{tmp_83_reg_2825}, {16'd0}};

assign shl_ln62_29_fu_2160_p3 = {{tmp_84_fu_2150_p4}, {16'd0}};

assign shl_ln62_2_fu_1124_p3 = {{tmp_56_fu_1114_p4}, {16'd0}};

assign shl_ln62_3_fu_1178_p3 = {{tmp_57_reg_2510}, {16'd0}};

assign shl_ln62_4_fu_1201_p3 = {{tmp_58_fu_1191_p4}, {16'd0}};

assign shl_ln62_5_fu_1263_p3 = {{tmp_59_reg_2535}, {16'd0}};

assign shl_ln62_6_fu_1286_p3 = {{tmp_60_fu_1276_p4}, {16'd0}};

assign shl_ln62_7_fu_1350_p3 = {{tmp_61_reg_2560}, {16'd0}};

assign shl_ln62_8_fu_1373_p3 = {{tmp_62_fu_1363_p4}, {16'd0}};

assign shl_ln62_9_fu_1427_p3 = {{tmp_63_reg_2600}, {16'd0}};

assign shl_ln62_s_fu_1450_p3 = {{tmp_64_fu_1440_p4}, {16'd0}};

assign sub_ln63_fu_918_p2 = (tmp_52_fu_898_p3 - zext_ln63_fu_914_p1);

assign tmp_52_fu_898_p3 = {{empty_fu_868_p1}, {5'd0}};

assign tmp_53_fu_906_p3 = {{ap_sig_allocacmp_j_1}, {2'd0}};

assign tmp_56_fu_1114_p4 = {{add_ln62_1_fu_1108_p2[47:16]}};

assign tmp_58_fu_1191_p4 = {{add_ln62_3_fu_1185_p2[47:16]}};

assign tmp_60_fu_1276_p4 = {{add_ln62_5_fu_1270_p2[47:16]}};

assign tmp_62_fu_1363_p4 = {{add_ln62_7_fu_1357_p2[47:16]}};

assign tmp_64_fu_1440_p4 = {{add_ln62_9_fu_1434_p2[47:16]}};

assign tmp_66_fu_1517_p4 = {{add_ln62_11_fu_1511_p2[47:16]}};

assign tmp_68_fu_1594_p4 = {{add_ln62_13_fu_1588_p2[47:16]}};

assign tmp_70_fu_1671_p4 = {{add_ln62_15_fu_1665_p2[47:16]}};

assign tmp_72_fu_1752_p4 = {{add_ln62_17_fu_1746_p2[47:16]}};

assign tmp_74_fu_1837_p4 = {{add_ln62_19_fu_1831_p2[47:16]}};

assign tmp_76_fu_1922_p4 = {{add_ln62_21_fu_1916_p2[47:16]}};

assign tmp_78_fu_1989_p4 = {{add_ln62_23_fu_1983_p2[47:16]}};

assign tmp_80_fu_2046_p4 = {{add_ln62_25_fu_2040_p2[47:16]}};

assign tmp_82_fu_2103_p4 = {{add_ln62_27_fu_2097_p2[47:16]}};

assign tmp_84_fu_2150_p4 = {{add_ln62_29_fu_2144_p2[47:16]}};

assign tmp_s_fu_1323_p3 = {{1'd1}, {j_1_reg_2364}};

assign zext_ln55_1_cast_fu_852_p1 = zext_ln55_1;

assign zext_ln55_cast_fu_856_p1 = zext_ln55;

assign zext_ln60_fu_2184_p1 = add_ln60_reg_2725;

assign zext_ln62_10_fu_1003_p1 = add_ln62_37_fu_997_p2;

assign zext_ln62_11_fu_1033_p1 = add_ln62_38_fu_1028_p2;

assign zext_ln62_12_fu_1043_p1 = add_ln62_39_fu_1038_p2;

assign zext_ln62_13_fu_1086_p1 = add_ln62_40_fu_1081_p2;

assign zext_ln62_14_fu_1096_p1 = add_ln62_41_fu_1091_p2;

assign zext_ln62_15_fu_1163_p1 = add_ln62_42_fu_1158_p2;

assign zext_ln62_16_fu_1173_p1 = add_ln62_43_fu_1168_p2;

assign zext_ln62_17_fu_1244_p1 = $unsigned(sext_ln62_63_fu_1240_p1);

assign zext_ln62_18_fu_1258_p1 = $unsigned(sext_ln62_64_fu_1254_p1);

assign zext_ln62_19_fu_1334_p1 = $unsigned(sext_ln62_65_fu_1330_p1);

assign zext_ln62_1_fu_984_p1 = j_1_reg_2364;

assign zext_ln62_20_fu_1345_p1 = add_ln62_46_fu_1339_p2;

assign zext_ln62_21_fu_1412_p1 = add_ln62_47_fu_1407_p2;

assign zext_ln62_22_fu_1422_p1 = add_ln62_48_fu_1417_p2;

assign zext_ln62_23_fu_1489_p1 = add_ln62_49_fu_1484_p2;

assign zext_ln62_24_fu_1499_p1 = add_ln62_50_fu_1494_p2;

assign zext_ln62_25_fu_1566_p1 = add_ln62_51_fu_1561_p2;

assign zext_ln62_26_fu_1576_p1 = add_ln62_52_fu_1571_p2;

assign zext_ln62_27_fu_1643_p1 = add_ln62_53_fu_1638_p2;

assign zext_ln62_28_fu_1653_p1 = add_ln62_54_fu_1648_p2;

assign zext_ln62_29_fu_1720_p1 = add_ln62_55_fu_1715_p2;

assign zext_ln62_2_fu_930_p1 = j_1_reg_2364;

assign zext_ln62_30_fu_1730_p1 = add_ln62_56_fu_1725_p2;

assign zext_ln62_31_fu_1805_p1 = $unsigned(sext_ln62_66_fu_1801_p1);

assign zext_ln62_32_fu_1819_p1 = $unsigned(sext_ln62_67_fu_1815_p1);

assign zext_ln62_33_fu_1890_p1 = $unsigned(sext_ln62_68_fu_1886_p1);

assign zext_ln62_34_fu_1904_p1 = $unsigned(sext_ln62_69_fu_1900_p1);

assign zext_ln62_3_fu_883_p1 = ap_sig_allocacmp_j_1;

assign zext_ln62_4_fu_893_p1 = add_ln62_31_fu_887_p2;

assign zext_ln62_5_fu_938_p1 = add_ln62_32_fu_933_p2;

assign zext_ln62_6_fu_949_p1 = add_ln62_33_fu_943_p2;

assign zext_ln62_7_fu_959_p1 = add_ln62_34_fu_954_p2;

assign zext_ln62_8_fu_969_p1 = add_ln62_35_fu_964_p2;

assign zext_ln62_9_fu_992_p1 = add_ln62_36_fu_987_p2;

assign zext_ln62_fu_1320_p1 = j_1_reg_2364;

assign zext_ln63_1_fu_2188_p1 = add_ln63_reg_2392_pp0_iter1_reg;

assign zext_ln63_fu_914_p1 = tmp_53_fu_906_p3;

always @ (posedge ap_clk) begin
    zext_ln62_3_reg_2377[6] <= 1'b0;
    zext_ln62_2_reg_2397[7:6] <= 2'b00;
    zext_ln62_1_reg_2436[8:6] <= 3'b000;
    zext_ln62_reg_2575[9:6] <= 4'b0000;
end

endmodule //kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_58_8
