+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|          28546|          28546|          28546|             NA|             NA|             NA|                 28546|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

3
#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.604
CP achieved post-implementation: 5.507
Timing met

0.000157203