Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 20:21:11 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[5]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dj1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dpt1/depth_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.824      -79.509                     31                  361        0.181        0.000                      0                  361        3.000        0.000                       0                   197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.101        0.000                      0                  121        0.233        0.000                      0                  121        3.000        0.000                       0                   100  
  clk_out1_clk_wiz_0       -5.824      -79.509                     31                  240        0.181        0.000                      0                  240        4.130        0.000                       0                    94  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.200ns (24.412%)  route 3.716ns (75.588%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.625     5.146    vc1/CLK_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          0.871     6.473    vc1/count2_reg[7]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.597 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.761     7.357    vc1/sclk_i_24_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.282     7.763    vc1/sclk_i_23_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.566     8.453    vc1/sclk_i_17_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.577 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.575     9.152    vc1/sclk_i_13_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.661     9.937    vc1/sclk_i_5_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.061 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.061    vc1/sclk_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.077    15.163    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.704ns (22.548%)  route 2.418ns (77.452%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.837     6.380    c0/counter[11]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.504 f  c0/counter[11]_i_3/O
                         net (fo=1, routed)           0.645     7.149    c0/counter[11]_i_3_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.936     8.210    c0/counter[11]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[1]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.704ns (22.548%)  route 2.418ns (77.452%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.837     6.380    c0/counter[11]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.504 f  c0/counter[11]_i_3/O
                         net (fo=1, routed)           0.645     7.149    c0/counter[11]_i_3_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.936     8.210    c0/counter[11]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[2]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.704ns (22.548%)  route 2.418ns (77.452%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.837     6.380    c0/counter[11]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.504 f  c0/counter[11]_i_3/O
                         net (fo=1, routed)           0.645     7.149    c0/counter[11]_i_3_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.936     8.210    c0/counter[11]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.704ns (22.548%)  route 2.418ns (77.452%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.837     6.380    c0/counter[11]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.504 f  c0/counter[11]_i_3/O
                         net (fo=1, routed)           0.645     7.149    c0/counter[11]_i_3_n_0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.936     8.210    c0/counter[11]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.552ns (17.882%)  route 2.535ns (82.118%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.818     8.174    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.563    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.552ns (17.882%)  route 2.535ns (82.118%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.818     8.174    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    14.563    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X63Y57         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.385%)  route 0.183ns (49.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.475    vc1/CLK_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.183     1.799    vc1/count2_reg[5]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.844    vc1/sclk_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.862     1.990    vc1/CLK_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.120     1.611    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.471    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  grd1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  grd1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.729    grd1/slowclk/counter_reg[11]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  grd1/slowclk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.837    grd1/slowclk/counter_reg[8]_i_1__0_n_4
    SLICE_X1Y18          FDRE                                         r  grd1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.984    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  grd1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    grd1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.531%)  route 0.111ns (30.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.478    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  dpt1/slowclk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dpt1/slowclk/counter_reg[13]/Q
                         net (fo=2, routed)           0.060     1.702    dpt1/slowclk/counter_reg[13]
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  dpt1/slowclk/slowclock_i_5__1/O
                         net (fo=1, routed)           0.051     1.798    dpt1/slowclk/slowclock_i_5__1_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.045     1.843 r  dpt1/slowclk/slowclock_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    dpt1/slowclk/slowclock_i_1__1_n_0
    SLICE_X3Y3           FDRE                                         r  dpt1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     1.993    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dpt1/slowclk/slowclock_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091     1.582    dpt1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.479    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  dpt1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.120     1.763    dpt1/slowclk/counter_reg[1]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.874 r  dpt1/slowclk/counter_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.874    dpt1/slowclk/counter_reg[0]_i_1__1_n_6
    SLICE_X2Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.994    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  dpt1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.134     1.613    dpt1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  grd1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  grd1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.730    grd1/slowclk/counter_reg[15]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  grd1/slowclk/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    grd1/slowclk/counter_reg[12]_i_1__0_n_4
    SLICE_X1Y19          FDRE                                         r  grd1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.983    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  grd1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    grd1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  grd1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.733    grd1/slowclk/counter_reg[7]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  grd1/slowclk/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    grd1/slowclk/counter_reg[4]_i_1__0_n_4
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    grd1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  grd1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  grd1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.730    grd1/slowclk/counter_reg[19]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  grd1/slowclk/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    grd1/slowclk/counter_reg[16]_i_1__0_n_4
    SLICE_X1Y20          FDRE                                         r  grd1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  grd1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    grd1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.473    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  grd1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    grd1/slowclk/counter_reg[3]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  grd1/slowclk/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    grd1/slowclk/counter_reg[0]_i_1__0_n_4
    SLICE_X1Y16          FDRE                                         r  grd1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.986    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    grd1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  grd1/slowclk/counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.727    grd1/slowclk/counter_reg[4]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  grd1/slowclk/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.842    grd1/slowclk/counter_reg[4]_i_1__0_n_7
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  grd1/slowclk/counter_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    grd1/slowclk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dpt1/slowclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.478    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  dpt1/slowclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dpt1/slowclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    dpt1/slowclk/counter_reg[14]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  dpt1/slowclk/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.878    dpt1/slowclk/counter_reg[12]_i_1__1_n_5
    SLICE_X2Y3           FDRE                                         r  dpt1/slowclk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     1.993    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  dpt1/slowclk/counter_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.134     1.612    dpt1/slowclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y15      clr1/slowclk/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y15      clr1/slowclk/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y15      clr1/slowclk/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y15      clr1/slowclk/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y16      clr1/slowclk/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y16      clr1/slowclk/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y16      clr1/slowclk/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y16      clr1/slowclk/counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack       -5.824ns,  Total Violation      -79.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.824ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 7.701ns (51.100%)  route 7.370ns (48.900%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.111 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 f  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 f  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.197    16.459    d5/VGA_RED_reg[1]_4
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.124    16.583 f  d5/VGA_GREEN[2]_i_7/O
                         net (fo=3, routed)           0.319    16.902    d5/VGA_GREEN_reg[2]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.026 f  d5/VGA_RED[2]_i_64/O
                         net (fo=1, routed)           0.403    17.429    vi1/VGA_Red_Grid5__0_9
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.553 r  vi1/VGA_RED[2]_i_32/O
                         net (fo=2, routed)           0.561    18.114    vi1/VGA_RED[2]_i_32_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.238 r  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=4, routed)           0.691    18.929    vi1/VGA_GREEN[0]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    19.053 r  vi1/VGA_RED[3]_i_10/O
                         net (fo=2, routed)           0.450    19.503    vi1/VGA_RED[3]_i_10_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.124    19.627 f  vi1/VGA_RED[0]_i_4/O
                         net (fo=1, routed)           0.403    20.030    d5/VGA_CONTROL/intensity_reg[0]
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    20.154 r  d5/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    20.154    d5/VGA_CONTROL_n_385
    SLICE_X7Y16          FDRE                                         r  d5/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.510    14.111    d5/VGA_CLK_108M_n_0
    SLICE_X7Y16          FDRE                                         r  d5/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.371    
                         clock uncertainty           -0.072    14.298    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.032    14.330    d5/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                 -5.824    

Slack (VIOLATED) :        -5.819ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.060ns  (logic 7.491ns (49.742%)  route 7.569ns (50.258%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=2 LUT4=2 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.660 r  d3/VGA_RED_reg[3]_i_14/O[1]
                         net (fo=8, routed)           0.648    15.308    d5/VGA_Red_Grid5__0_3[1]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.303    15.611 r  d5/VGA_RED[2]_i_63/O
                         net (fo=3, routed)           0.567    16.178    d5/VGA_RED[2]_i_63_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124    16.302 f  d5/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.715    17.017    d5/VGA_GREEN[1]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124    17.141 f  d5/VGA_GREEN[1]_i_4/O
                         net (fo=1, routed)           0.303    17.444    vi1/VGA_Red_Grid5__0_18
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    17.568 f  vi1/VGA_GREEN[1]_i_3/O
                         net (fo=4, routed)           0.630    18.199    vi1/VGA_GREEN_reg[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    18.323 r  vi1/VGA_RED[2]_i_13/O
                         net (fo=3, routed)           0.697    19.019    vi1/VGA_RED[2]_i_13_n_0
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.124    19.143 f  vi1/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.590    19.733    d5/VGA_CONTROL/intensity_reg[0]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I4_O)        0.124    19.857 f  d5/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.162    20.019    d5/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    20.143 r  d5/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    20.143    d5/VGA_CONTROL_n_411
    SLICE_X4Y18          FDRE                                         r  d5/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.507    14.108    d5/VGA_CLK_108M_n_0
    SLICE_X4Y18          FDRE                                         r  d5/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.029    14.324    d5/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -20.143    
  -------------------------------------------------------------------
                         slack                                 -5.819    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 7.491ns (49.852%)  route 7.535ns (50.148%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.660 r  d3/VGA_RED_reg[3]_i_14/O[1]
                         net (fo=8, routed)           0.648    15.308    d5/VGA_Red_Grid5__0_3[1]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.303    15.611 r  d5/VGA_RED[2]_i_63/O
                         net (fo=3, routed)           0.567    16.178    d5/VGA_RED[2]_i_63_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124    16.302 f  d5/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.715    17.017    d5/VGA_GREEN[1]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124    17.141 f  d5/VGA_GREEN[1]_i_4/O
                         net (fo=1, routed)           0.303    17.444    vi1/VGA_Red_Grid5__0_18
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    17.568 f  vi1/VGA_GREEN[1]_i_3/O
                         net (fo=4, routed)           0.630    18.199    vi1/VGA_GREEN_reg[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    18.323 r  vi1/VGA_RED[2]_i_13/O
                         net (fo=3, routed)           0.697    19.019    vi1/VGA_RED[2]_i_13_n_0
    SLICE_X4Y19          LUT2 (Prop_lut2_I1_O)        0.124    19.143 f  vi1/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.433    19.576    d5/t3/intensity_reg[0]
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124    19.700 f  d5/t3/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.286    19.986    d5/VGA_CONTROL/pixel_reg_54
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124    20.110 r  d5/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    20.110    d5/VGA_CONTROL_n_384
    SLICE_X7Y21          FDRE                                         r  d5/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.505    14.106    d5/VGA_CLK_108M_n_0
    SLICE_X7Y21          FDRE                                         r  d5/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.029    14.322    d5/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -20.110    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.728ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 7.701ns (51.647%)  route 7.210ns (48.353%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 r  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 r  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.197    16.459    d5/VGA_RED_reg[1]_4
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.124    16.583 r  d5/VGA_GREEN[2]_i_7/O
                         net (fo=3, routed)           0.319    16.902    d5/VGA_GREEN_reg[2]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.026 r  d5/VGA_RED[2]_i_64/O
                         net (fo=1, routed)           0.403    17.429    vi1/VGA_Red_Grid5__0_9
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.553 f  vi1/VGA_RED[2]_i_32/O
                         net (fo=2, routed)           0.561    18.114    vi1/VGA_RED[2]_i_32_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.238 f  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=4, routed)           0.474    18.711    vi1/VGA_GREEN[0]_i_4_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124    18.835 r  vi1/VGA_RED[0]_i_11/O
                         net (fo=1, routed)           0.292    19.128    d5/p1/intensity_reg[7]_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124    19.252 r  d5/p1/VGA_RED[0]_i_5/O
                         net (fo=3, routed)           0.618    19.870    d5/p1/VGA_GREEN_reg[0]_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    19.994 r  d5/p1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.994    d5/p1_n_1
    SLICE_X9Y12          FDRE                                         r  d5/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.446    14.047    d5/VGA_CLK_108M_n_0
    SLICE_X9Y12          FDRE                                         r  d5/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.032    14.266    d5/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -19.994    
  -------------------------------------------------------------------
                         slack                                 -5.728    

Slack (VIOLATED) :        -5.701ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 7.701ns (51.537%)  route 7.242ns (48.463%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 f  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 f  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.197    16.459    d5/VGA_RED_reg[1]_4
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.124    16.583 f  d5/VGA_GREEN[2]_i_7/O
                         net (fo=3, routed)           0.319    16.902    d5/VGA_GREEN_reg[2]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.026 f  d5/VGA_RED[2]_i_64/O
                         net (fo=1, routed)           0.403    17.429    vi1/VGA_Red_Grid5__0_9
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.553 r  vi1/VGA_RED[2]_i_32/O
                         net (fo=2, routed)           0.561    18.114    vi1/VGA_RED[2]_i_32_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.238 r  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=4, routed)           0.691    18.929    vi1/VGA_GREEN[0]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    19.053 r  vi1/VGA_RED[3]_i_10/O
                         net (fo=2, routed)           0.441    19.494    vi1/VGA_RED[3]_i_10_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I1_O)        0.124    19.618 f  vi1/VGA_RED[3]_i_5/O
                         net (fo=1, routed)           0.284    19.902    d5/VGA_CONTROL/intensity_reg[11]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.124    20.026 r  d5/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    20.026    d5/VGA_CONTROL_n_383
    SLICE_X5Y20          FDRE                                         r  d5/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.506    14.107    d5/VGA_CLK_108M_n_0
    SLICE_X5Y20          FDRE                                         r  d5/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.031    14.325    d5/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                 -5.701    

Slack (VIOLATED) :        -5.550ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 7.727ns (52.296%)  route 7.048ns (47.704%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 r  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 r  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.197    16.459    d5/VGA_RED_reg[1]_4
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.124    16.583 r  d5/VGA_GREEN[2]_i_7/O
                         net (fo=3, routed)           0.319    16.902    d5/VGA_GREEN_reg[2]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.026 r  d5/VGA_RED[2]_i_64/O
                         net (fo=1, routed)           0.403    17.429    vi1/VGA_Red_Grid5__0_9
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.553 f  vi1/VGA_RED[2]_i_32/O
                         net (fo=2, routed)           0.561    18.114    vi1/VGA_RED[2]_i_32_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.238 f  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=4, routed)           0.474    18.711    vi1/VGA_GREEN[0]_i_4_n_0
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124    18.835 r  vi1/VGA_RED[0]_i_11/O
                         net (fo=1, routed)           0.292    19.128    d5/p1/intensity_reg[7]_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124    19.252 r  d5/p1/VGA_RED[0]_i_5/O
                         net (fo=3, routed)           0.457    19.709    d5/p1/VGA_GREEN_reg[0]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I0_O)        0.150    19.859 r  d5/p1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    19.859    d5/p1_n_3
    SLICE_X9Y14          FDRE                                         r  d5/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.445    14.046    d5/VGA_CLK_108M_n_0
    SLICE_X9Y14          FDRE                                         r  d5/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.075    14.308    d5/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -19.859    
  -------------------------------------------------------------------
                         slack                                 -5.550    

Slack (VIOLATED) :        -5.418ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 7.453ns (50.909%)  route 7.187ns (49.091%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 f  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 f  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.488    16.750    d5/VGA_RED_reg[1]_4
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.124    16.874 f  d5/VGA_RED[2]_i_53/O
                         net (fo=1, routed)           0.571    17.445    d5/VGA_RED[2]_i_53_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124    17.569 f  d5/VGA_RED[2]_i_21/O
                         net (fo=1, routed)           0.298    17.867    vi1/VGA_Red_Grid5__0_11
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124    17.991 r  vi1/VGA_RED[2]_i_9/O
                         net (fo=2, routed)           0.649    18.640    vi1/VGA_RED_reg[2]
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.124    18.764 f  vi1/VGA_RED[2]_i_4/O
                         net (fo=2, routed)           0.835    19.599    vi1/VGA_RED[2]_i_4_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124    19.723 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.723    d5/pixel_reg_0
    SLICE_X8Y22          FDRE                                         r  d5/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.436    14.037    d5/VGA_CLK_108M_n_0
    SLICE_X8Y22          FDRE                                         r  d5/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.081    14.305    d5/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -19.723    
  -------------------------------------------------------------------
                         slack                                 -5.418    

Slack (VIOLATED) :        -5.370ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.589ns  (logic 7.367ns (50.499%)  route 7.222ns (49.501%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.660 f  d3/VGA_RED_reg[3]_i_14/O[1]
                         net (fo=8, routed)           0.648    15.308    d5/VGA_Red_Grid5__0_3[1]
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.303    15.611 f  d5/VGA_RED[2]_i_63/O
                         net (fo=3, routed)           0.567    16.178    d5/VGA_RED[2]_i_63_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124    16.302 r  d5/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.715    17.017    d5/VGA_GREEN[1]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124    17.141 r  d5/VGA_GREEN[1]_i_4/O
                         net (fo=1, routed)           0.303    17.444    vi1/VGA_Red_Grid5__0_18
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    17.568 r  vi1/VGA_GREEN[1]_i_3/O
                         net (fo=4, routed)           0.630    18.199    vi1/VGA_GREEN_reg[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    18.323 f  vi1/VGA_RED[2]_i_13/O
                         net (fo=3, routed)           0.299    18.621    vi1/VGA_RED[2]_i_13_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.124    18.745 r  vi1/VGA_RED[2]_i_6/O
                         net (fo=3, routed)           0.802    19.548    vi1/VGA_RED[2]_i_6_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I5_O)        0.124    19.672 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.672    d5/pixel_reg_1
    SLICE_X8Y22          FDRE                                         r  d5/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.436    14.037    d5/VGA_CLK_108M_n_0
    SLICE_X8Y22          FDRE                                         r  d5/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.077    14.301    d5/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                 -5.370    

Slack (VIOLATED) :        -5.235ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 7.701ns (53.206%)  route 6.773ns (46.794%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        0.775     6.315    d5/VGA_CONTROL/out[2]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.439    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.972 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.089    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 f  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.667     7.872    d5/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.996 r  d5/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.756     8.752    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.593 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           1.059    13.652    d3/VGA_Red_Grid50_in[1]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.776 r  d3/VGA_RED[1]_i_25/O
                         net (fo=1, routed)           0.000    13.776    d3/VGA_RED[1]_i_25_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.326 r  d3/VGA_RED_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.326    d3/VGA_RED_reg[1]_i_22_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.440 r  d3/VGA_RED_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.440    d3/VGA_RED_reg[3]_i_14_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.554 r  d3/VGA_RED_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.554    d3/VGA_RED_reg[1]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.867 f  d3/VGA_RED_reg[1]_i_5/O[3]
                         net (fo=1, routed)           1.089    15.956    d5/VGA_Red_Grid5__0_5[3]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.306    16.262 f  d5/VGA_RED[2]_i_30/O
                         net (fo=9, routed)           0.197    16.459    d5/VGA_RED_reg[1]_4
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.124    16.583 f  d5/VGA_GREEN[2]_i_7/O
                         net (fo=3, routed)           0.319    16.902    d5/VGA_GREEN_reg[2]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.026 f  d5/VGA_RED[2]_i_64/O
                         net (fo=1, routed)           0.403    17.429    vi1/VGA_Red_Grid5__0_9
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.553 r  vi1/VGA_RED[2]_i_32/O
                         net (fo=2, routed)           0.418    17.971    vi1/VGA_RED[2]_i_32_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    18.095 r  vi1/VGA_RED[2]_i_12/O
                         net (fo=2, routed)           0.527    18.622    vi1/VGA_RED[2]_i_12_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.124    18.746 r  vi1/VGA_GREEN[2]_i_4/O
                         net (fo=2, routed)           0.409    19.155    d5/VGA_CONTROL/intensity_reg[3]
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.124    19.279 f  d5/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.154    19.433    d5/VGA_CONTROL/VGA_GREEN[1]_i_2_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.124    19.557 r  d5/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.557    d5/VGA_CONTROL_n_410
    SLICE_X5Y21          FDRE                                         r  d5/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.505    14.106    d5/VGA_CLK_108M_n_0
    SLICE_X5Y21          FDRE                                         r  d5/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.029    14.322    d5/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -19.557    
  -------------------------------------------------------------------
                         slack                                 -5.235    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 3.372ns (26.898%)  route 9.164ns (73.102%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.562     5.083    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  d5/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1062, routed)        1.326     6.865    d5/VGA_CONTROL/out[2]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.989 r  d5/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_14/O
                         net (fo=100, routed)         1.171     8.161    d1/Maxscaled_Memory_reg_0_15_0_0__1/DPRA2
    SLICE_X8Y26          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.314 f  d1/Maxscaled_Memory_reg_0_15_0_0__1/DP/O
                         net (fo=1, routed)           0.848     9.162    d1/Maxscaled_Memory_reg_0_15_0_0__1_n_0
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.331     9.493 f  d1/VGA_RED[0]_i_195/O
                         net (fo=1, routed)           0.469     9.962    d1/VGA_RED[0]_i_195_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.086 f  d1/VGA_RED[0]_i_132/O
                         net (fo=3, routed)           0.729    10.816    d1/VGA_RED_reg[0]_31
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.940 r  d1/VGA_RED[0]_i_194/O
                         net (fo=2, routed)           0.301    11.240    d1/VGA_RED[0]_i_194_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.364 r  d1/VGA_RED[0]_i_192/O
                         net (fo=2, routed)           0.301    11.665    d1/VGA_RED[0]_i_192_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.789 r  d1/VGA_RED[0]_i_190/O
                         net (fo=2, routed)           0.482    12.271    d1/VGA_RED[0]_i_190_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.395 r  d1/VGA_RED[0]_i_188/O
                         net (fo=2, routed)           0.170    12.565    d1/VGA_RED[0]_i_188_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  d1/VGA_RED[0]_i_186/O
                         net (fo=2, routed)           0.631    13.319    d1/VGA_RED[0]_i_186_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  d1/VGA_RED[0]_i_135/O
                         net (fo=2, routed)           0.442    13.886    d1/VGA_RED[0]_i_135_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124    14.010 r  d1/VGA_RED[0]_i_73/O
                         net (fo=4, routed)           0.699    14.709    d1/VGA_RED[0]_i_73_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    14.833 r  d1/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    14.833    d1/VGA_RED[0]_i_33_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.324 r  d1/VGA_RED_reg[0]_i_14/CO[1]
                         net (fo=1, routed)           0.437    15.761    d5/VGA_CONTROL/v_cntr_reg_reg[11]_1[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.329    16.090 r  d5/VGA_CONTROL/VGA_RED[0]_i_6/O
                         net (fo=1, routed)           0.263    16.353    d5/VGA_CONTROL/VGA_RED[0]_i_6_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.477 r  d5/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=7, routed)           0.411    16.887    d5/VGA_CONTROL/VGA_RED_reg[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    17.011 f  d5/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.484    17.495    d5/t4/B_colour_reg[3]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.124    17.619 r  d5/t4/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    17.619    d5/t4_n_18
    SLICE_X4Y23          FDRE                                         r  d5/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          1.502    14.103    d5/VGA_CLK_108M_n_0
    SLICE_X4Y23          FDRE                                         r  d5/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.363    
                         clock uncertainty           -0.072    14.290    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)        0.029    14.319    d5/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -17.619    
  -------------------------------------------------------------------
                         slack                                 -3.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.590     1.473    d5/VGA_CONTROL/clk_out1
    SLICE_X1Y33          FDRE                                         r  d5/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  d5/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122     1.736    d5/VGA_VERT_SYNC
    SLICE_X0Y31          FDRE                                         r  d5/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.857     1.984    d5/VGA_CLK_108M_n_0
    SLICE_X0Y31          FDRE                                         r  d5/VGA_VS_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    d5/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.909%)  route 0.147ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.560     1.443    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y17         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d5/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=47, routed)          0.147     1.731    d5/VGA_CONTROL/out[10]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  d5/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    d5/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X13Y17         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.828     1.955    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y17         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    d5/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.658%)  route 0.278ns (66.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.588     1.471    d5/VGA_CONTROL/clk_out1
    SLICE_X3Y18          FDRE                                         r  d5/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  d5/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.278     1.890    d5/VGA_HORZ_SYNC
    SLICE_X0Y26          FDRE                                         r  d5/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.851     1.978    d5/VGA_CLK_108M_n_0
    SLICE_X0Y26          FDRE                                         r  d5/VGA_HS_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070     1.570    d5/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.274ns (57.440%)  route 0.203ns (42.560%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.556     1.439    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  d5/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=84, routed)          0.203     1.806    d5/VGA_CONTROL/VGA_RED_reg[3][10]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.824     1.951    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    d5/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.275ns (57.401%)  route 0.204ns (42.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.557     1.440    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  d5/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=91, routed)          0.204     1.808    d5/VGA_CONTROL/VGA_RED_reg[3][5]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.919 r  d5/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.919    d5/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.825     1.952    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    d5/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.279ns (56.000%)  route 0.219ns (44.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.556     1.439    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=92, routed)          0.219     1.822    d5/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.824     1.951    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    d5/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.273ns (54.517%)  route 0.228ns (45.483%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.556     1.439    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  d5/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=79, routed)          0.228     1.831    d5/VGA_CONTROL/VGA_RED_reg[3][11]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.940 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.824     1.951    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    d5/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.273ns (53.527%)  route 0.237ns (46.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.557     1.440    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  d5/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=92, routed)          0.237     1.841    d5/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.950 r  d5/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    d5/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.825     1.952    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y20         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    d5/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.314ns (58.888%)  route 0.219ns (41.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.556     1.439    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=92, routed)          0.219     1.822    d5/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.972 r  d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    d5/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.824     1.951    d5/VGA_CONTROL/clk_out1
    SLICE_X12Y21         FDRE                                         r  d5/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    d5/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 d5/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/VGA_CONTROL/h_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.251ns (48.758%)  route 0.264ns (51.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.562     1.445    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d5/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=119, routed)         0.264     1.850    d5/VGA_CONTROL/out[1]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.960 r  d5/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=10, routed)          0.000     1.960    d5/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_6
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d5/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d5/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d5/VGA_CLK_108M/clkout1_buf/O
                         net (fo=92, routed)          0.830     1.957    d5/VGA_CONTROL/clk_out1
    SLICE_X13Y15         FDRE                                         r  d5/VGA_CONTROL/h_cntr_reg_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.102     1.547    d5/VGA_CONTROL/h_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/p1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d5/p1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d5/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d5/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d5/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d5/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d5/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y14      d5/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y21      d5/VGA_BLUE_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y25     d5/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     d5/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y18      d5/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y16      d5/VGA_RED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y31      d5/VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y9       d5/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y14      d5/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y14      d5/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y21      d5/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y26     d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y23      d5/VGA_BLUE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y23      d5/VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y23      d5/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y23      d5/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y15     d5/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y0       d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y17     d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y15     d5/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d5/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d5/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d5/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



