/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:12 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_H__
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR - Context 0 to 31
 ***************************************************************************/
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 0x00a4f600 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_SET_0_31 0x00a4f604 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_CLEAR_0_31 0x00a4f608 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 0x00a4f60c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_SET_0_31 0x00a4f610 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_CLEAR_0_31 0x00a4f614 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 0x00a4f618 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_SET_0_31 0x00a4f61c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_CLEAR_0_31 0x00a4f620 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 0x00a4f624 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_SET_0_31 0x00a4f628 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31 0x00a4f62c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_H__ */

/* End of File */
