{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "explicit_communication"}, {"score": 0.004332894955218135, "phrase": "new_network_interface"}, {"score": 0.004110203813731897, "phrase": "sarc"}, {"score": 0.0035705347414368726, "phrase": "robust_mechanism"}, {"score": 0.003447035529485425, "phrase": "event_responses"}, {"score": 0.0033277936960179892, "phrase": "full-system_simulation"}, {"score": 0.0031565959573536194, "phrase": "authors'_design"}, {"score": 0.0027417911324611917, "phrase": "traditional_cache_architectures"}, {"score": 0.0024236964502593254, "phrase": "four-fold_decrease"}, {"score": 0.002339771435910601, "phrase": "on-chip_network_traffic"}, {"score": 0.0021049977753042253, "phrase": "five-fold_decrease"}], "paper_keywords": [""], "paper_abstract": "A new network interface optimized for SARC supports synchronization and explicit communication and provides a Robust mechanism for event responses. Full-system simulation of the authors' design achieved a 10- to 40-percent speed increase over traditional cache architectures on 64 cores, a two- to four-fold decrease in on-chip network traffic, and a three- to five-fold decrease in lock and barrier latency.", "paper_title": "EXPLICIT COMMUNICATION AND SYNCHRONIZATION IN SARC", "paper_id": "WOS:000284366400004"}