##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for vel_counter_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (vel_counter_clk:R vs. vel_counter_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_tension_theACLK          | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_tension_theACLK(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_theACLK(routed)          | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 59.30 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                | Frequency: 59.30 MHz  | Target: 0.92 MHz   | 
Clock: control_clk                  | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk(routed)          | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1                | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1(routed)        | N/A                   | Target: 0.00 MHz   | 
Clock: vel_counter_clk              | Frequency: 38.66 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_IntClock    41666.7          24804       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1066650     N/A              N/A         N/A              N/A         N/A              N/A         
vel_counter_clk  vel_counter_clk  1e+008           99974131    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase   
---------  ------------  -----------------  
HA(0)_PAD  22836         vel_counter_clk:R  
HB(0)_PAD  16924         vel_counter_clk:R  


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  32899         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24804p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13393
-------------------------------------   ----- 
End-of-path arrival time (ps)           13393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24804  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5803   7812  24804  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11162  24804  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13393  24804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 59.30 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24804p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13393
-------------------------------------   ----- 
End-of-path arrival time (ps)           13393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24804  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5803   7812  24804  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11162  24804  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13393  24804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for vel_counter_clk
*********************************************
Clock: vel_counter_clk
Frequency: 38.66 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99974131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21639
-------------------------------------   ----- 
End-of-path arrival time (ps)           21639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  21639  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  21639  99974131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24804p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13393
-------------------------------------   ----- 
End-of-path arrival time (ps)           13393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24804  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5803   7812  24804  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11162  24804  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13393  24804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  1066650  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      3600   4850  1066650  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8200  1066650  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10493  1066650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (vel_counter_clk:R vs. vel_counter_clk:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99974131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21639
-------------------------------------   ----- 
End-of-path arrival time (ps)           21639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  21639  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  21639  99974131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24804p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13393
-------------------------------------   ----- 
End-of-path arrival time (ps)           13393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2009   2009  24804  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      5803   7812  24804  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11162  24804  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13393  24804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 28694p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24804  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell34   7453   9462  28694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29586p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  24804  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell29   6561   8570  29586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29595p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24804  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell32   6553   8562  29595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30311p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2009   2009  24804  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell26   5837   7846  30311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30311p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell9       2009   2009  24804  RISE       1
\UART:BUART:rx_last\/main_0  macrocell35   5837   7846  30311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30344p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2009   2009  24804  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell33   5803   7812  30344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  1066650  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      3600   4850  1066650  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8200  1066650  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10493  1066650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10957
-------------------------------------   ----- 
End-of-path arrival time (ps)           10957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell5    4105   5355  1067016  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   8705  1067016  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2252  10957  1067016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069970  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell3      3609   7189  1069970  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell3      3350  10539  1069970  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2324  12864  1069970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1070146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070146  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      2826   6406  1070146  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350   9756  1070146  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2932  12687  1070146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell22     1250   1250  1066654  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5254   6504  1070819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell21     1250   1250  1066650  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5230   6480  1070843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell25     1250   1250  1067202  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4461   5711  1071612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072171p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067845  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4962   5152  1072171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069970  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell22     4062   7642  1072182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell34   6262   7512  1072311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell32   1250   1250  1068989  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell34   6215   7465  1072359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073145  RISE       1
\UART:BUART:txn\/main_3                macrocell20     2309   6679  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell28   5354   6604  1073219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell29   5354   6604  1073219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell26     1250   1250  1068291  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2845   4095  1073229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell22   1250   1250  1066654  RISE       1
\UART:BUART:txn\/main_2    macrocell20   5237   6487  1073337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell22   1250   1250  1066654  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell24   5237   6487  1073337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell21   1250   1250  1066650  RISE       1
\UART:BUART:txn\/main_1    macrocell20   5203   6453  1073371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell21   1250   1250  1066650  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell24   5203   6453  1073371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell30     1250   1250  1073378  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2695   3945  1073378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell33   1250   1250  1070048  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell34   4677   5927  1073896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell34   4644   5894  1073930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell31   4635   5885  1073938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell32   1250   1250  1068989  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell26   4581   5831  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  1073378  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell34   4484   5734  1074089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1066654  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell21   4174   5424  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074400p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1066654  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell22   4174   5424  1074400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066650  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell21   4156   5406  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066650  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell22   4156   5406  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074446  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell32   3437   5377  1074446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074448p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074448  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell32   3435   5375  1074448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell26   4105   5355  1074468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell27   4105   5355  1074468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell26   3919   5169  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell27   3919   5169  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067845  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell24     4946   5136  1074687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074740  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell28   3143   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074740  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell29   3143   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074743  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell28   3140   5080  1074743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074743  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell29   3140   5080  1074743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074764  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell28   3120   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074764  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell29   3120   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell33   1250   1250  1070048  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell32   3775   5025  1074799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell28   3736   4986  1074837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell29   3736   4986  1074837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell23   1250   1250  1067474  RISE       1
\UART:BUART:txn\/main_4    macrocell20   3675   4925  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell23   1250   1250  1067474  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell24   3675   4925  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell20   1250   1250  1074962  RISE       1
\UART:BUART:txn\/main_0  macrocell20   3612   4862  1074962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066650  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell23   3600   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1066654  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell23   3596   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  1074991  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell21   3582   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  1074991  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell22   3582   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  1073378  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell28   3576   4826  1074997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  1073378  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell29   3576   4826  1074997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  1074991  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell23   3571   4821  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell26   3569   4819  1075004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell27   3569   4819  1075004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075015p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell31   3558   4808  1075015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075171p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell34   3403   4653  1075171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074446  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell30   2562   4502  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074448  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell30   2561   4501  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074446  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell33   2552   4492  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074448  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell33   2549   4489  1075334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell34   3206   4456  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell25   1250   1250  1067202  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell31   3137   4387  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell33   1250   1250  1070048  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell26   2995   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell33   1250   1250  1070048  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell33   2984   4234  1075589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074740  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell26   2279   4219  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074740  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell27   2279   4219  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074743  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell26   2276   4216  1075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074743  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell27   2276   4216  1075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075614  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell30   2269   4209  1075614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074764  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell26   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074764  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell27   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell35   1250   1250  1075730  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell29   2844   4094  1075730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell31   2833   4083  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell26   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell26   1250   1250  1068291  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell27   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  1067474  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell23   2777   4027  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  1067474  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell21   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  1067474  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell22   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  1073378  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell26   2677   3927  1075897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell30   1250   1250  1073378  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell27   2677   3927  1075897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell24   1250   1250  1074991  RISE       1
\UART:BUART:txn\/main_6   macrocell20   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell28   2632   3882  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell28   1250   1250  1067552  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell29   2632   3882  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076151  RISE       1
\UART:BUART:txn\/main_5                      macrocell20     3483   3673  1076151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3655
-------------------------------------   ---- 
End-of-path arrival time (ps)           3655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067845  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell23     3465   3655  1076168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell28   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell29   1250   1250  1067016  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell29   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell32   1250   1250  1068989  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell32   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell27     1250   1250  1072012  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2549   3799  1076404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067845  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell21     3205   3395  1076428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067845  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell22     3205   3395  1076428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2803
-------------------------------------   ---- 
End-of-path arrival time (ps)           2803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076151  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell21     2613   2803  1077020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2788
-------------------------------------   ---- 
End-of-path arrival time (ps)           2788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076151  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell23     2598   2788  1077035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell34    1250   1250  1079270  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2313   3563  1079270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99974131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21639
-------------------------------------   ----- 
End-of-path arrival time (ps)           21639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell8   3300  21639  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/ci         datapathcell9      0  21639  99974131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99974919p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20851
-------------------------------------   ----- 
End-of-path arrival time (ps)           20851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell9      5035   8535  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11885  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   3836  15721  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  20851  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  20851  99974919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99977431p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18339
-------------------------------------   ----- 
End-of-path arrival time (ps)           18339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell7   3300  18339  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/ci         datapathcell8      0  18339  99977431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99977672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16268
-------------------------------------   ----- 
End-of-path arrival time (ps)           16268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell9      5035   8535  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11885  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   4383  16268  99977672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99978219p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15721
-------------------------------------   ----- 
End-of-path arrival time (ps)           15721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell9      5035   8535  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11885  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   3836  15721  99978219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4230
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15039
-------------------------------------   ----- 
End-of-path arrival time (ps)           15039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell6   5130  15039  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/ci         datapathcell7      0  15039  99980731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99981978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17522
-------------------------------------   ----- 
End-of-path arrival time (ps)           17522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell12     7024  10524  99981978  RISE       1
\DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  13874  99981978  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    3647  17522  99981978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99981994p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                                    macrocell43     1250   1250  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     4244   5494  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8844  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   3101  11946  99981994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99981997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                                    macrocell43     1250   1250  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     4244   5494  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8844  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   3099  11943  99981997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1251\/main_7
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99982110p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14380
-------------------------------------   ----- 
End-of-path arrival time (ps)           14380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q     macrocell46   1250   1250  99982110  RISE       1
\DirCounter:Net_1251_split\/main_5  macrocell41   6129   7379  99982110  RISE       1
\DirCounter:Net_1251_split\/q       macrocell41   3350  10729  99982110  RISE       1
\DirCounter:Net_1251\/main_7        macrocell36   3651  14380  99982110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99984029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell7   3991   9911  99984029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99984031p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell6   3989   9909  99984031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:prevCompare\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99984990p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14510
-------------------------------------   ----- 
End-of-path arrival time (ps)           14510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:prevCompare\/q  macrocell40    1250   1250  99984990  RISE       1
\DirCounter:Net_611\/main_2                  macrocell15    4124   5374  99984990  RISE       1
\DirCounter:Net_611\/q                       macrocell15    3350   8724  99984990  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_1        statusicell4   5785  14510  99984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ha:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99985009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14491
-------------------------------------   ----- 
End-of-path arrival time (ps)           14491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0       datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0       datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0       datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:status_tc\/main_1         macrocell17     2909   8829  99985009  RISE       1
\Timer_ha:TimerUDB:status_tc\/q              macrocell17     3350  12179  99985009  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2312  14491  99985009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99985127p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell8   2893   8813  99985127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sT32:timerdp:u0\/z0         datapathcell6    760    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell7      0    760  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/z0         datapathcell7   1210   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell8      0   1970  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/z0         datapathcell8   1210   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell9      0   3180  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell9   2740   5920  99974131  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell9   2891   8811  99985129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \Timer_ha:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \Timer_ha:TimerUDB:sCapCount:counter\/clock
Path slack     : 99985377p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -4060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10563
-------------------------------------   ----- 
End-of-path arrival time (ps)           10563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q             macrocell18   1250   1250  99983414  RISE       1
\Timer_ha:TimerUDB:fifo_load_polarized\/main_1  macrocell16   3070   4320  99985377  RISE       1
\Timer_ha:TimerUDB:fifo_load_polarized\/q       macrocell16   3350   7670  99985377  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/enable    count7cell    2893  10563  99985377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99985388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11102
-------------------------------------   ----- 
End-of-path arrival time (ps)           11102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell38     7602  11102  99985388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell38         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99985899p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q               macrocell44   1250   1250  99975048  RISE       1
\DirCounter:bQuadDec:state_1\/main_0  macrocell46   9341  10591  99985899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1251\/main_1
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99985915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10575
-------------------------------------   ----- 
End-of-path arrival time (ps)           10575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell44   1250   1250  99975048  RISE       1
\DirCounter:Net_1251\/main_1  macrocell36   9325  10575  99985915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Net_1275\/main_0
Capture Clock  : \DirCounter:Net_1275\/clock_0
Path slack     : 99986372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10118
-------------------------------------   ----- 
End-of-path arrival time (ps)           10118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Net_1275\/main_0                             macrocell39     6618  10118  99986372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1275\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99986442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                                    macrocell36     1250   1250  99982945  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell5   6248   7498  99986442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99986523p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q               macrocell44   1250   1250  99975048  RISE       1
\DirCounter:bQuadDec:state_0\/main_0  macrocell47   8717   9967  99986523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1203\/main_0
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99986979p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell44   1250   1250  99975048  RISE       1
\DirCounter:Net_1203\/main_0  macrocell43   8261   9511  99986979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99986989p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q                                    macrocell36     1250   1250  99982945  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell4   5701   6951  99986989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1260\/main_2
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99987630p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell46   1250   1250  99982110  RISE       1
\DirCounter:Net_1260\/main_2     macrocell44   7610   8860  99987630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987843p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2614   6004  99987843  RISE       1
\DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9354  99987843  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2303  11657  99987843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:prevCompare\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99987880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:prevCompare\/q  macrocell40    1250   1250  99984990  RISE       1
\DirCounter:Net_530\/main_2                  macrocell14    4112   5362  99987880  RISE       1
\DirCounter:Net_530\/q                       macrocell14    3350   8712  99987880  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_0        statusicell4   2909  11620  99987880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987920p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2293   5923  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9273  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2308  11580  99987920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99988129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99980217  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell8   4601   5811  99988129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:error\/main_4
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99988535p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q     macrocell46   1250   1250  99982110  RISE       1
\DirCounter:bQuadDec:error\/main_4  macrocell45   6705   7955  99988535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99988538p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99980217  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell9   4192   5402  99988538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99988786p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q         macrocell45   1250   1250  99984625  RISE       1
\DirCounter:bQuadDec:state_1\/main_3  macrocell46   6454   7704  99988786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Net_1275\/main_1
Capture Clock  : \DirCounter:Net_1275\/clock_0
Path slack     : 99988796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976676  RISE       1
\DirCounter:Net_1275\/main_1                             macrocell39     4304   7694  99988796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1275\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1251\/main_4
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99988808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell45   1250   1250  99984625  RISE       1
\DirCounter:Net_1251\/main_4   macrocell36   6432   7682  99988808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99988961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q                macrocell44    1250   1250  99975048  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_2  statusicell4   9289  10539  99988961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:error\/main_1
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99989859p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell18   1250   1250  99983414  RISE       1
\DirCounter:bQuadDec:error\/main_1   macrocell45   5381   6631  99989859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1203\/main_4
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99989863p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell45   1250   1250  99984625  RISE       1
\DirCounter:Net_1203\/main_4   macrocell43   5377   6627  99989863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99989885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q         macrocell45   1250   1250  99984625  RISE       1
\DirCounter:bQuadDec:state_0\/main_3  macrocell47   5355   6605  99989885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1203\/main_5
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99990001p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell46   1250   1250  99982110  RISE       1
\DirCounter:Net_1203\/main_5     macrocell43   5239   6489  99990001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1260\/main_3
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99990014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell47   1250   1250  99983927  RISE       1
\DirCounter:Net_1260\/main_3     macrocell44   5226   6476  99990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99990117p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99980217  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell6   2613   3823  99990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99990119p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -6060
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99980217  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell7   2611   3821  99990119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99990145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q   macrocell19   1250   1250  99983937  RISE       1
\DirCounter:bQuadDec:state_1\/main_2  macrocell46   5095   6345  99990145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:cntr_load\/q
Path End       : \Timer_ha:TimerUDB:sCapCount:counter\/load
Capture Clock  : \Timer_ha:TimerUDB:sCapCount:counter\/clock
Path slack     : 99990196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -5360
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:cntr_load\/q             macrocell48   1250   1250  99990196  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/load  count7cell    3194   4444  99990196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99990486p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  99976676  RISE       1
\DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell37     2614   6004  99990486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99990494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99974919  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5506   9006  99990494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 99990567p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  99987920  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell40     2293   5923  99990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell40         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99990582p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q       macrocell46   1250   1250  99982110  RISE       1
\DirCounter:bQuadDec:state_0\/main_4  macrocell47   4658   5908  99990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:bQuadDec:error\/main_0
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q             macrocell44   1250   1250  99975048  RISE       1
\DirCounter:bQuadDec:error\/main_0  macrocell45   4494   5744  99990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99990926p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q       macrocell47   1250   1250  99983927  RISE       1
\DirCounter:bQuadDec:state_1\/main_5  macrocell46   4314   5564  99990926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:error\/main_5
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q     macrocell47   1250   1250  99983927  RISE       1
\DirCounter:bQuadDec:error\/main_5  macrocell45   4296   5546  99990944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1251\/main_6
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99990949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell47   1250   1250  99983927  RISE       1
\DirCounter:Net_1251\/main_6     macrocell36   4291   5541  99990949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:error\/main_2
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99990949p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell19   1250   1250  99983937  RISE       1
\DirCounter:bQuadDec:error\/main_2   macrocell45   4291   5541  99990949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991024p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q       macrocell47   1250   1250  99983927  RISE       1
\DirCounter:bQuadDec:state_0\/main_5  macrocell47   4216   5466  99991024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:Net_1203\/main_3
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99991059p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell19   1250   1250  99983937  RISE       1
\DirCounter:Net_1203\/main_3         macrocell43   4181   5431  99991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:error\/main_3
Capture Clock  : \DirCounter:bQuadDec:error\/clock_0
Path slack     : 99991067p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q       macrocell45   1250   1250  99984625  RISE       1
\DirCounter:bQuadDec:error\/main_3  macrocell45   4173   5423  99991067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:Net_1260\/main_1
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99991129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q  macrocell45   1250   1250  99984625  RISE       1
\DirCounter:Net_1260\/main_1   macrocell44   4111   5361  99991129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:Net_1251\/main_3
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991143p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q  macrocell19   1250   1250  99983937  RISE       1
\DirCounter:Net_1251\/main_3         macrocell36   4097   5347  99991143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 99991216p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q  macrocell49   1250   1250  99991216  RISE       1
Net_690/main_0                       macrocell50   4024   5274  99991216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99991252p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q   macrocell18   1250   1250  99983414  RISE       1
\DirCounter:bQuadDec:state_1\/main_1  macrocell46   3988   5238  99991252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:Net_1251\/main_2
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99991407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell18   1250   1250  99983414  RISE       1
\DirCounter:Net_1251\/main_2         macrocell36   3833   5083  99991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:error\/q
Path End       : \DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 99991506p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:error\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:error\/q          macrocell45    1250   1250  99984625  RISE       1
\DirCounter:bQuadDec:Stsreg\/status_3  statusicell4   6744   7994  99991506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99991573p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell49     1250   1250  99991216  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell9   4047   5297  99991573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell9       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99991574p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell49     1250   1250  99991216  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell8   4046   5296  99991574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell8       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_0\/q
Path End       : \DirCounter:Net_1203\/main_6
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99991581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_0\/q  macrocell47   1250   1250  99983927  RISE       1
\DirCounter:Net_1203\/main_6     macrocell43   3659   4909  99991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99991626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_B_filt\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_B_filt\/q   macrocell19   1250   1250  99983937  RISE       1
\DirCounter:bQuadDec:state_0\/main_2  macrocell47   3614   4864  99991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_3
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99991659  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_3           macrocell48   2891   4831  99991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_3
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  99991659  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_4       macrocell49   2891   4831  99991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_0
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99991665  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_0           macrocell48   2885   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_6
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  99991665  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_1       macrocell49   2885   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_2
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99991665  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_2           macrocell48   2885   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_4
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991665p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  99991665  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_3       macrocell49   2885   4825  99991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_1
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99991666  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_1           macrocell48   2884   4824  99991666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_5
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  99991666  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_2       macrocell49   2884   4824  99991666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_6
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99991667  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_6           macrocell48   2883   4823  99991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_0
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  99991667  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_7       macrocell49   2883   4823  99991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_4
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99991673  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_4           macrocell48   2877   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_2
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  99991673  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_5       macrocell49   2877   4817  99991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_ha:TimerUDB:cntr_load\/main_5
Capture Clock  : \Timer_ha:TimerUDB:cntr_load\/clock_0
Path slack     : 99991675p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99991675  RISE       1
\Timer_ha:TimerUDB:cntr_load\/main_5           macrocell48   2875   4815  99991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:sCapCount:counter\/count_1
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99991675p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sCapCount:counter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  99991675  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_6       macrocell49   2875   4815  99991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:Net_1203\/main_2
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992168p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q  macrocell18   1250   1250  99983414  RISE       1
\DirCounter:Net_1203\/main_2         macrocell43   3072   4322  99992168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 99992301p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:quad_A_filt\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:quad_A_filt\/q   macrocell18   1250   1250  99983414  RISE       1
\DirCounter:bQuadDec:state_0\/main_1  macrocell47   2939   4189  99992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1251\/q
Path End       : \DirCounter:Net_1251\/main_0
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99992306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1251\/q       macrocell36   1250   1250  99982945  RISE       1
\DirCounter:Net_1251\/main_0  macrocell36   2934   4184  99992306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:Net_1251\/main_5
Capture Clock  : \DirCounter:Net_1251\/clock_0
Path slack     : 99992462p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q  macrocell46   1250   1250  99982110  RISE       1
\DirCounter:Net_1251\/main_5     macrocell36   2778   4028  99992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1251\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:bQuadDec:state_1\/q
Path End       : \DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 99992467p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:bQuadDec:state_1\/q       macrocell46   1250   1250  99982110  RISE       1
\DirCounter:bQuadDec:state_1\/main_4  macrocell46   2773   4023  99992467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:bQuadDec:state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Net_1260\/main_0
Capture Clock  : \DirCounter:Net_1260\/clock_0
Path slack     : 99992628p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q       macrocell44   1250   1250  99975048  RISE       1
\DirCounter:Net_1260\/main_0  macrocell44   2612   3862  99992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q                              macrocell43   1250   1250  99978697  RISE       1
\DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell42   2582   3832  99992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1203\/q
Path End       : \DirCounter:Net_1203\/main_1
Capture Clock  : \DirCounter:Net_1203\/clock_0
Path slack     : 99992664p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\DirCounter:Net_1203\/q       macrocell43   1250   1250  99978697  RISE       1
\DirCounter:Net_1203\/main_1  macrocell43   2576   3826  99992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1203\/clock_0                              macrocell43         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:cntr_load\/q
Path End       : \Timer_ha:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \Timer_ha:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 99992946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3510
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:cntr_load\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:cntr_load\/q           macrocell48   1250   1250  99990196  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/main_0  macrocell49   2294   3544  99992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99993005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell49     1250   1250  99991216  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell6   2615   3865  99993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer_ha:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99993006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                       -3130
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q          macrocell49     1250   1250  99991216  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell7   2614   3864  99993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DirCounter:Net_1260\/q
Path End       : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99993671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Recovery time                                                        0
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                 100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Net_1260\/clock_0                              macrocell44         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\DirCounter:Net_1260\/q                             macrocell44    1250   1250  99975048  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5079   6329  99993671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ha:TimerUDB:tmp_fifo_load\/q
Path End       : \Timer_ha:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ha:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99994198p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (vel_counter_clk:R#1 vs. vel_counter_clk:R#2)   100000000
- Setup time                                                        -500
------------------------------------------------------------   --------- 
End-of-path required time (ps)                                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:tmp_fifo_load\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_ha:TimerUDB:tmp_fifo_load\/q         macrocell49    1250   1250  99991216  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/status_1  statusicell5   4052   5302  99994198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer_ha:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

