<wiki:toc>

=== Interpretation ===
  * LEPC loads the address of the current instruction into reg0.


=== Test ====
====code====
{{{
!Machine 64
!Kernel k
!Param 8 2
!Param 4

LEPC R0;
MOV R1, 0x1;
LD.E.64 R0, [R0];
LEPC R2;
LEPC R3;
MOV R4, c[0X0][0X20]
MOV R5, c[0X0][0X24]
ST.E [R4+0X0], R0;
ST.E [R4+0X4], R1
ST.E [R4+0X8], R2
ST.E [R4+0Xc], R3

EXIT;
!EndKernel
}}}
====result====
{{{
length = 4
tcount=1
Device clock rate:1544000
time:0.026368

i=0, j=0, output=1c04
i=1, j=0, output=44000000
//0x00001c0444000000 is indeed opcode for LEPC R0;
i=2, j=0, output=a318
i=3, j=0, output=a320
}}}