{
  "module_name": "s2mpu02.h",
  "hash_id": "0bc04298bb19f56b3657bebc77ed36124cd0ae17cbbe4cfd90e1d72a991e4218",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/samsung/s2mpu02.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_S2MPU02_H\n#define __LINUX_MFD_S2MPU02_H\n\n \nenum S2MPU02_reg {\n\tS2MPU02_REG_ID,\n\tS2MPU02_REG_INT1,\n\tS2MPU02_REG_INT2,\n\tS2MPU02_REG_INT3,\n\tS2MPU02_REG_INT1M,\n\tS2MPU02_REG_INT2M,\n\tS2MPU02_REG_INT3M,\n\tS2MPU02_REG_ST1,\n\tS2MPU02_REG_ST2,\n\tS2MPU02_REG_PWRONSRC,\n\tS2MPU02_REG_OFFSRC,\n\tS2MPU02_REG_BU_CHG,\n\tS2MPU02_REG_RTCCTRL,\n\tS2MPU02_REG_PMCTRL1,\n\tS2MPU02_REG_RSVD1,\n\tS2MPU02_REG_RSVD2,\n\tS2MPU02_REG_RSVD3,\n\tS2MPU02_REG_RSVD4,\n\tS2MPU02_REG_RSVD5,\n\tS2MPU02_REG_RSVD6,\n\tS2MPU02_REG_RSVD7,\n\tS2MPU02_REG_WRSTEN,\n\tS2MPU02_REG_RSVD8,\n\tS2MPU02_REG_RSVD9,\n\tS2MPU02_REG_RSVD10,\n\tS2MPU02_REG_B1CTRL1,\n\tS2MPU02_REG_B1CTRL2,\n\tS2MPU02_REG_B2CTRL1,\n\tS2MPU02_REG_B2CTRL2,\n\tS2MPU02_REG_B3CTRL1,\n\tS2MPU02_REG_B3CTRL2,\n\tS2MPU02_REG_B4CTRL1,\n\tS2MPU02_REG_B4CTRL2,\n\tS2MPU02_REG_B5CTRL1,\n\tS2MPU02_REG_B5CTRL2,\n\tS2MPU02_REG_B5CTRL3,\n\tS2MPU02_REG_B5CTRL4,\n\tS2MPU02_REG_B5CTRL5,\n\tS2MPU02_REG_B6CTRL1,\n\tS2MPU02_REG_B6CTRL2,\n\tS2MPU02_REG_B7CTRL1,\n\tS2MPU02_REG_B7CTRL2,\n\tS2MPU02_REG_RAMP1,\n\tS2MPU02_REG_RAMP2,\n\tS2MPU02_REG_L1CTRL,\n\tS2MPU02_REG_L2CTRL1,\n\tS2MPU02_REG_L2CTRL2,\n\tS2MPU02_REG_L2CTRL3,\n\tS2MPU02_REG_L2CTRL4,\n\tS2MPU02_REG_L3CTRL,\n\tS2MPU02_REG_L4CTRL,\n\tS2MPU02_REG_L5CTRL,\n\tS2MPU02_REG_L6CTRL,\n\tS2MPU02_REG_L7CTRL,\n\tS2MPU02_REG_L8CTRL,\n\tS2MPU02_REG_L9CTRL,\n\tS2MPU02_REG_L10CTRL,\n\tS2MPU02_REG_L11CTRL,\n\tS2MPU02_REG_L12CTRL,\n\tS2MPU02_REG_L13CTRL,\n\tS2MPU02_REG_L14CTRL,\n\tS2MPU02_REG_L15CTRL,\n\tS2MPU02_REG_L16CTRL,\n\tS2MPU02_REG_L17CTRL,\n\tS2MPU02_REG_L18CTRL,\n\tS2MPU02_REG_L19CTRL,\n\tS2MPU02_REG_L20CTRL,\n\tS2MPU02_REG_L21CTRL,\n\tS2MPU02_REG_L22CTRL,\n\tS2MPU02_REG_L23CTRL,\n\tS2MPU02_REG_L24CTRL,\n\tS2MPU02_REG_L25CTRL,\n\tS2MPU02_REG_L26CTRL,\n\tS2MPU02_REG_L27CTRL,\n\tS2MPU02_REG_L28CTRL,\n\tS2MPU02_REG_LDODSCH1,\n\tS2MPU02_REG_LDODSCH2,\n\tS2MPU02_REG_LDODSCH3,\n\tS2MPU02_REG_LDODSCH4,\n\tS2MPU02_REG_SELMIF,\n\tS2MPU02_REG_RSVD11,\n\tS2MPU02_REG_RSVD12,\n\tS2MPU02_REG_RSVD13,\n\tS2MPU02_REG_DVSSEL,\n\tS2MPU02_REG_DVSPTR,\n\tS2MPU02_REG_DVSDATA,\n};\n\n \nenum S2MPU02_regulators {\n\tS2MPU02_LDO1,\n\tS2MPU02_LDO2,\n\tS2MPU02_LDO3,\n\tS2MPU02_LDO4,\n\tS2MPU02_LDO5,\n\tS2MPU02_LDO6,\n\tS2MPU02_LDO7,\n\tS2MPU02_LDO8,\n\tS2MPU02_LDO9,\n\tS2MPU02_LDO10,\n\tS2MPU02_LDO11,\n\tS2MPU02_LDO12,\n\tS2MPU02_LDO13,\n\tS2MPU02_LDO14,\n\tS2MPU02_LDO15,\n\tS2MPU02_LDO16,\n\tS2MPU02_LDO17,\n\tS2MPU02_LDO18,\n\tS2MPU02_LDO19,\n\tS2MPU02_LDO20,\n\tS2MPU02_LDO21,\n\tS2MPU02_LDO22,\n\tS2MPU02_LDO23,\n\tS2MPU02_LDO24,\n\tS2MPU02_LDO25,\n\tS2MPU02_LDO26,\n\tS2MPU02_LDO27,\n\tS2MPU02_LDO28,\n\tS2MPU02_BUCK1,\n\tS2MPU02_BUCK2,\n\tS2MPU02_BUCK3,\n\tS2MPU02_BUCK4,\n\tS2MPU02_BUCK5,\n\tS2MPU02_BUCK6,\n\tS2MPU02_BUCK7,\n\n\tS2MPU02_REGULATOR_MAX,\n};\n\n \n#define S2MPU02_BUCK1234_MIN_600MV\t600000\n#define S2MPU02_BUCK5_MIN_1081_25MV\t1081250\n#define S2MPU02_BUCK6_MIN_1700MV\t1700000\n#define S2MPU02_BUCK7_MIN_900MV\t\t900000\n\n#define S2MPU02_BUCK1234_STEP_6_25MV\t6250\n#define S2MPU02_BUCK5_STEP_6_25MV\t6250\n#define S2MPU02_BUCK6_STEP_2_50MV\t2500\n#define S2MPU02_BUCK7_STEP_6_25MV\t6250\n\n#define S2MPU02_BUCK1234_START_SEL\t0x00\n#define S2MPU02_BUCK5_START_SEL\t\t0x4D\n#define S2MPU02_BUCK6_START_SEL\t\t0x28\n#define S2MPU02_BUCK7_START_SEL\t\t0x30\n\n#define S2MPU02_BUCK_RAMP_DELAY\t\t12500\n\n \n#define S2MPU02_LDO_MIN_900MV\t\t900000\n#define S2MPU02_LDO_MIN_1050MV\t\t1050000\n#define S2MPU02_LDO_MIN_1600MV\t\t1600000\n#define S2MPU02_LDO_STEP_12_5MV\t\t12500\n#define S2MPU02_LDO_STEP_25MV\t\t25000\n#define S2MPU02_LDO_STEP_50MV\t\t50000\n\n#define S2MPU02_LDO_GROUP1_START_SEL\t0x8\n#define S2MPU02_LDO_GROUP2_START_SEL\t0xA\n#define S2MPU02_LDO_GROUP3_START_SEL\t0x10\n\n#define S2MPU02_LDO_VSEL_MASK\t\t0x3F\n#define S2MPU02_BUCK_VSEL_MASK\t\t0xFF\n#define S2MPU02_ENABLE_MASK\t\t(0x03 << S2MPU02_ENABLE_SHIFT)\n#define S2MPU02_ENABLE_SHIFT\t\t6\n\n \n#define S2MPU02_ENABLE_SUSPEND\t\t(0x01 << S2MPU02_ENABLE_SHIFT)\n#define S2MPU02_DISABLE_SUSPEND\t\t(0x11 << S2MPU02_ENABLE_SHIFT)\n#define S2MPU02_LDO_N_VOLTAGES\t\t(S2MPU02_LDO_VSEL_MASK + 1)\n#define S2MPU02_BUCK_N_VOLTAGES\t\t(S2MPU02_BUCK_VSEL_MASK + 1)\n\n \n#define S2MPU02_BUCK1_RAMP_SHIFT\t6\n#define S2MPU02_BUCK2_RAMP_SHIFT\t4\n#define S2MPU02_BUCK3_RAMP_SHIFT\t2\n#define S2MPU02_BUCK4_RAMP_SHIFT\t0\n#define S2MPU02_BUCK1234_RAMP_MASK\t0x3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}