// Seed: 1785197530
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7
);
  logic id_9 = id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    input tri1 id_3
    , id_30,
    input wire id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    output supply0 id_8,
    output wor id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input tri0 id_13,
    output wire id_14,
    input tri0 id_15
    , id_31,
    output uwire id_16,
    output wire id_17,
    input supply0 id_18,
    output wand id_19,
    input uwire id_20,
    input wand id_21,
    input tri0 id_22,
    output tri id_23,
    input tri0 id_24,
    output wor id_25,
    input uwire id_26,
    input tri id_27,
    input tri0 id_28
    , id_32
);
  assign id_9 = 1'b0 + id_32;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_19,
      id_16,
      id_3,
      id_9,
      id_14,
      id_13
  );
  assign modCall_1.id_7 = 0;
endmodule
