
---------- Begin Simulation Statistics ----------
final_tick                               1089727660260                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115883                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384924                       # Number of bytes of host memory used
host_op_rate                                   133452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21039.81                       # Real time elapsed on the host
host_tick_rate                                6263037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2438155934                       # Number of instructions simulated
sim_ops                                    2807812028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131773                       # Number of seconds simulated
sim_ticks                                131773110054                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.841372                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        28715443                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     96226952                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       110324                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     84601670                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3591952                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3593118                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1166                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       100669400                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         4441244                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         142679640                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        126941631                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       110179                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           99500046                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      30067878                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      7893946                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2697971                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    438155933                       # Number of instructions committed
system.switch_cpus.commit.committedOps      512659400                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    315595446                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.624420                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.589646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    171805828     54.44%     54.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     55986085     17.74%     72.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18547982      5.88%     78.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     11098505      3.52%     81.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     12164652      3.85%     85.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3492723      1.11%     86.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7405962      2.35%     88.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5025831      1.59%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30067878      9.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    315595446                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4413353                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         465129550                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110545223                       # Number of loads committed
system.switch_cpus.commit.membars             8771017                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    311631743     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1754272      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    110545223     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88728162     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    512659400                       # Class of committed instruction
system.switch_cpus.commit.refs              199273385                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          10854611                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           438155933                       # Number of Instructions Simulated
system.switch_cpus.committedOps             512659400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.721211                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.721211                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     227970693                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           149                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     28661592                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      516956880                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         16355111                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          53397669                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         112421                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           560                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      18166130                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           100669400                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          54467501                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             261350005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         13128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              443090870                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          225132                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.318571                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     54539384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     36748639                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.402174                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    316002025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.639935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.842272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        215604408     68.23%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13185540      4.17%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         10040426      3.18%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11172190      3.54%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10852445      3.43%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4733172      1.50%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7261277      2.30%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4423933      1.40%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         38728634     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    316002025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       165171                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         99643412                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.645505                       # Inst execution rate
system.switch_cpus.iew.exec_refs            205783976                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           88857094                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          294266                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     111080368                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7921422                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6374                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     89088060                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    515357411                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     116926882                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       222205                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     519984058                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        185755                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         112421                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        185783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3591451                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3044                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      6139966                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       535116                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       359878                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3044                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       164580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         471638500                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             513664503                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573402                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         270438629                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.625507                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              513723145                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        595385532                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       352635224                       # number of integer regfile writes
system.switch_cpus.ipc                       1.386558                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.386558                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     312561039     60.08%     60.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1754272      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    116978689     22.49%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     88912264     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      520206267                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9236135                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017755                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          998521     10.81%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3327493     36.03%     46.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4910121     53.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      513076993                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1333176529                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    502809812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    507198829                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          507435988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         520206267                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      7921423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2697914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8718                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        27477                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2403622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    316002025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.646212                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.205224                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    158790623     50.25%     50.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44889684     14.21%     64.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     23324786      7.38%     71.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20779740      6.58%     78.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     20096394      6.36%     84.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     20115271      6.37%     91.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15641243      4.95%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7395870      2.34%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4968414      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    316002025                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.646208                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       16365409                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     32482879                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     10854691                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     10859497                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2710469                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5260651                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    111080368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     89088060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       613986119                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       31575732                       # number of misc regfile writes
system.switch_cpus.numCycles                316002662                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          484306                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     497829538                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1323995                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         25176602                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       16078614                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           164                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     769898313                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      516155823                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    501365431                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          63575140                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            318                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         112421                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32393547                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3535790                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    592055629                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    194260007                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      9703124                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         111143392                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      7921438                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      7238043                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            800884770                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1031121445                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          7236447                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         3618257                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       818355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1636710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             44                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1016                       # Transaction distribution
system.membus.trans_dist::CleanEvict              381                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port         2841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port         1364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port       220416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        89344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       309760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  309760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1404                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8947882                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3274652                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12874795                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1089727660260                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            818303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       649534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          170225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              52                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       818266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2454954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2455065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    187755008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              187764480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1441                       # Total snoops (count)
system.tol2bus.snoopTraffic                    130048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           819796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008411                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 819738     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     58      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             819796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1764297810                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1706193030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       119424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            121472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        98944                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          98944                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data          933                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                949                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          773                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               773                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        15542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data       906285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               921827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        15542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           15542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks        750866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              750866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks        750866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        15542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data       906285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             1672693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples      1522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.019551798076                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              35517                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState              1414                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        949                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       773                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     1898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                    1546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               99                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               98                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              215                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               96                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             260                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    11332299                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   3045000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               22751049                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18608.04                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37358.04                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     403                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   1260                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               82.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1898                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                1546                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    302                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    289                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    79                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    84                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    88                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    85                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    85                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    84                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    86                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    85                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    83                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          443                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   304.252822                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   217.417922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   272.349937                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           42      9.48%      9.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          208     46.95%     56.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           65     14.67%     71.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           34      7.67%     78.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           29      6.55%     85.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           13      2.93%     88.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           16      3.61%     91.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           16      3.61%     95.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           20      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          443                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean      7.313253                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.261289                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                2      2.41%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1                2      2.41%      4.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2               16     19.28%     24.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3                3      3.61%     27.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4               13     15.66%     43.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::5                1      1.20%     44.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                6      7.23%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7                1      1.20%     53.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                9     10.84%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::9                3      3.61%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               7      8.43%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::11               1      1.20%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               6      7.23%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               7      8.43%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               2      2.41%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::17               2      2.41%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               2      2.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           83                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.036145                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.021117                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.739904                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               5      6.02%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              71     85.54%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      1.20%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      7.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           83                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 38976                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  82496                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  95808                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 121472                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               98944                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 122455649961                       # Total gap between requests
system.mem_ctrls0.avgGap                  71112456.42                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data        36928                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        95808                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 15541.865856856071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 280239.268731436052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 727067.912116048043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         1866                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks         1546                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1304136                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data     21446913                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3066525444536                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40754.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     11493.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 1983522279.78                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              626175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            2006340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           2787480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    10401552720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      2077293750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     48848584320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       61334028885                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.451782                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 126983580940                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   4399980000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    389549114                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             1984920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1055010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           5026860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    10401552720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      2146433040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     48793346880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       61351741350                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.586198                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 126831660809                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   4399980000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    541469245                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        55680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             58240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        31104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          31104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          435                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                455                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          243                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               243                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        19427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data       422544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               441972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        19427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           19427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks        236042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              236042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks        236042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        19427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data       422544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              678014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.019684458634                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              34800                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               188                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        455                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       243                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              40                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.79                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     7325844                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2365000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               16194594                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15488.04                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34238.04                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     274                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    168                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                57.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               74.67                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  910                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 486                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    230                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    227                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          230                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   186.991304                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   155.095518                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   169.623137                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127            5      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          186     80.87%     83.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           13      5.65%     88.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           13      5.65%     94.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            3      1.30%     95.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      1.30%     96.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.43%     97.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.87%     98.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      1.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          230                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     13.727273                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    10.916152                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.498325                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2-3              1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-5              1      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              1      9.09%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              1      9.09%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            1      9.09%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            2     18.18%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.090909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.088691                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.301511                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 30272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  27968                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  12736                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  58240                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               31104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 122450444133                       # Total gap between requests
system.mem_ctrls1.avgGap                 175430435.72                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        27712                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        12736                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 19427.332321070087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 210300.872375583713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 96650.978297323687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          870                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          486                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1461656                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     14732938                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 211530429859                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36541.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     16934.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 435247798.06                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   63.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             813960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            354960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    10401552720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      1991085240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     48924120480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       61318627200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.334902                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 127173407750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   4399980000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    199722304                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            2563260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            683820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    10401552720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      2124156300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     48812084640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       61342855950                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.518769                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 126880648628                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   4399980000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    492481426                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       816950                       # number of demand (read+write) hits
system.l2.demand_hits::total                   816951                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       816950                       # number of overall hits
system.l2.overall_hits::total                  816951                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1368                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1404                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1368                       # number of overall misses
system.l2.overall_misses::total                  1404                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3252183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     76819740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80071923                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3252183                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     76819740                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80071923                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       818318                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               818355                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       818318                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              818355                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.001672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.001672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90338.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 56154.780702                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57031.284188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90338.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 56154.780702                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57031.284188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1016                       # number of writebacks
system.l2.writebacks::total                      1016                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1404                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2943470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     65104754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68048224                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2943470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     65104754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68048224                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.001672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.001672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81763.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 47591.194444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48467.396011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81763.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 47591.194444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48467.396011                       # average overall mshr miss latency
system.l2.replacements                           1441                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       648518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           648518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       648518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       648518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    51                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       156375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        156375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data       156375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       156375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       147930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       147930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data       147930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       147930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3252183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3252183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90338.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90338.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2943470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2943470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81763.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81763.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       816899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            816899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     76663365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     76663365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       818266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        818266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.001671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56081.466715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 56081.466715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     64956824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     64956824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.001671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 47517.793709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 47517.793709                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     6822417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2767.714807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.447285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       759.017581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.094540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   235.440594                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.741228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.229922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26188577                       # Number of tag accesses
system.l2.tags.data_accesses                 26188577                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954550206                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   131773110054                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     54467451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2056567149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099698                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     54467451                       # number of overall hits
system.cpu.icache.overall_hits::total      2056567149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4265910                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4265910                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4265910                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4265910                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     54467501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2056567993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     54467501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2056567993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85318.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5054.395735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85318.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5054.395735                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3310146                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3310146                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3310146                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3310146                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89463.405405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89463.405405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89463.405405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89463.405405                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     54467451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2056567149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4265910                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4265910                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     54467501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2056567993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85318.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5054.395735                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3310146                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3310146                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89463.405405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89463.405405                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.800170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2056567980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2474811.046931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.427809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     4.372361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80206152558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80206152558                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756136939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    177577141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        933714080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756136939                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    177577141                       # number of overall hits
system.cpu.dcache.overall_hits::total       933714080                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3436110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10265318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829208                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3436110                       # number of overall misses
system.cpu.dcache.overall_misses::total      10265318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40492042323                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40492042323                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40492042323                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40492042323                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762966147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    181013251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    943979398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762966147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    181013251                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    943979398                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11784.268351                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  3944.548267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11784.268351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  3944.548267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          186                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6869744                       # number of writebacks
system.cpu.dcache.writebacks::total           6869744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2617804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2617804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2617804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2617804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       818306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       818306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       818306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       818306                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8256994482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8256994482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8256994482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8256994482                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10090.350654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10090.350654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10090.350654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10090.350654                       # average overall mshr miss latency
system.cpu.dcache.replacements                7647328                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393219004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     96743035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       489962039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3435993                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6207597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40490522775                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40490522775                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395990608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    100179028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    496169636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11784.227376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6522.737023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2617739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2617739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       818254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       818254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8256324780                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8256324780                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10090.173442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10090.173442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     80834106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      443752041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1519548                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1519548                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     80834223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    447809762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12987.589744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.374483                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       669702                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       669702                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12878.884615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12878.884615                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7893959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36285666                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       297321                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       297321                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7893983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36285748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12388.375000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3625.865854                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       140946                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       140946                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7893933                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36285698                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7893933                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36285698                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1089727660260                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1013933028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7647584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.582137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   231.453659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.545078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.904116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.095879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32537274592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32537274592                       # Number of data accesses

---------- End Simulation Statistics   ----------
