

================================================================
== Vitis HLS Report for 'node11'
================================================================
* Date:           Tue Sep 24 20:57:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.772 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16421|    16421|  54.682 us|  54.682 us|  16421|  16421|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop50_loop51_loop52  |    16419|    16419|        37|          1|          1|  16384|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      333|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    80|     7376|     4416|    -|
|Memory               |       20|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      342|    -|
|Register             |        -|     -|     3322|      576|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       20|    80|    10698|     5667|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     2|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1306  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1307  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1308  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1309  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1310  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1311  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1312  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1313  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1314  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1315  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1316  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1317  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1318  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1319  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1320  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1321  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1322   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1323   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1324   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1325   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1326   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1327   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1328   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1329   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1330   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1331   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1332   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1333   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1334   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1335   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1336   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1337   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  80| 7376| 4416|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v147_U     |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_1_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_2_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_3_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_4_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_5_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_6_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_7_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_8_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_9_U   |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_10_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_11_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_12_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_13_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_14_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v147_15_U  |node14_v187_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v146_U     |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v146_1_U   |node17_v229_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       20|  0|   0|    0| 10240|  576|    18|       327680|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln378_1_fu_849_p2               |         +|   0|  0|  22|          15|           1|
    |add_ln378_fu_864_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln379_1_fu_958_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln379_fu_914_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln380_fu_952_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln392_fu_1033_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln398_fu_1027_p2                |         +|   0|  0|  17|          10|          10|
    |and_ln378_fu_896_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1491                   |       and|   0|  0|   2|           1|           1|
    |cmp39_fu_946_p2                     |      icmp|   0|  0|  13|           6|           1|
    |cmp65_fu_1011_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp93_7_fu_1016_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln378_fu_843_p2                |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln379_fu_870_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln380_fu_890_p2                |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln385_fu_1059_p2               |      icmp|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage0_iter36  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |or_ln379_fu_920_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln378_1_fu_902_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln378_fu_876_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln379_1_fu_934_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln379_2_fu_964_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln379_fu_926_p3              |    select|   0|  0|   6|           1|           1|
    |v159_1_fu_1274_p3                   |    select|   0|  0|  32|           1|           1|
    |v159_fu_1267_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln378_fu_884_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 333|         132|          90|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v149_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v150_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v151_load              |   9|          2|    6|         12|
    |indvar_flatten27_fu_130                 |   9|          2|   15|         30|
    |indvar_flatten_fu_122                   |   9|          2|   11|         22|
    |v149_fu_126                             |   9|          2|    6|         12|
    |v150_fu_118                             |   9|          2|    5|         10|
    |v151_fu_114                             |   9|          2|    6|         12|
    |v274_0_blk_n                            |   9|          2|    1|          2|
    |v274_1_blk_n                            |   9|          2|    1|          2|
    |v275_0_0_blk_n                          |   9|          2|    1|          2|
    |v275_0_1_blk_n                          |   9|          2|    1|          2|
    |v275_1_0_blk_n                          |   9|          2|    1|          2|
    |v275_1_1_blk_n                          |   9|          2|    1|          2|
    |v275_2_0_blk_n                          |   9|          2|    1|          2|
    |v275_2_1_blk_n                          |   9|          2|    1|          2|
    |v275_3_0_blk_n                          |   9|          2|    1|          2|
    |v275_3_1_blk_n                          |   9|          2|    1|          2|
    |v275_4_0_blk_n                          |   9|          2|    1|          2|
    |v275_4_1_blk_n                          |   9|          2|    1|          2|
    |v275_5_0_blk_n                          |   9|          2|    1|          2|
    |v275_5_1_blk_n                          |   9|          2|    1|          2|
    |v275_6_0_blk_n                          |   9|          2|    1|          2|
    |v275_6_1_blk_n                          |   9|          2|    1|          2|
    |v275_7_0_blk_n                          |   9|          2|    1|          2|
    |v275_7_1_blk_n                          |   9|          2|    1|          2|
    |v276_0_blk_n                            |   9|          2|    1|          2|
    |v276_1_blk_n                            |   9|          2|    1|          2|
    |v276_2_blk_n                            |   9|          2|    1|          2|
    |v276_3_blk_n                            |   9|          2|    1|          2|
    |v276_4_blk_n                            |   9|          2|    1|          2|
    |v276_5_blk_n                            |   9|          2|    1|          2|
    |v276_6_blk_n                            |   9|          2|    1|          2|
    |v276_7_blk_n                            |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 342|         76|  114|        228|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln398_reg_1415                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp39_reg_1401                     |   1|   0|    1|          0|
    |cmp65_reg_1405                     |   1|   0|    1|          0|
    |cmp93_7_reg_1411                   |   1|   0|    1|          0|
    |empty_342_fu_138                   |  32|   0|   32|          0|
    |empty_343_fu_142                   |  32|   0|   32|          0|
    |empty_344_fu_146                   |  32|   0|   32|          0|
    |empty_345_fu_150                   |  32|   0|   32|          0|
    |empty_346_fu_154                   |  32|   0|   32|          0|
    |empty_347_fu_158                   |  32|   0|   32|          0|
    |empty_348_fu_162                   |  32|   0|   32|          0|
    |empty_fu_134                       |  32|   0|   32|          0|
    |icmp_ln385_reg_1500                |   1|   0|    1|          0|
    |indvar_flatten27_fu_130            |  15|   0|   15|          0|
    |indvar_flatten_fu_122              |  11|   0|   11|          0|
    |select_ln379_1_reg_1390            |   5|   0|    5|          0|
    |select_ln379_reg_1383              |   6|   0|    6|          0|
    |tmp10_reg_1807                     |  32|   0|   32|          0|
    |tmp11_reg_1782                     |  32|   0|   32|          0|
    |tmp12_reg_1787                     |  32|   0|   32|          0|
    |tmp13_reg_1747                     |  32|   0|   32|          0|
    |tmp1_reg_1752                      |  32|   0|   32|          0|
    |tmp2_reg_1757                      |  32|   0|   32|          0|
    |tmp3_reg_1797                      |  32|   0|   32|          0|
    |tmp4_reg_1762                      |  32|   0|   32|          0|
    |tmp5_reg_1767                      |  32|   0|   32|          0|
    |tmp6_reg_1742                      |  32|   0|   32|          0|
    |tmp7_reg_1802                      |  32|   0|   32|          0|
    |tmp8_reg_1772                      |  32|   0|   32|          0|
    |tmp9_reg_1777                      |  32|   0|   32|          0|
    |tmp_reg_1792                       |  32|   0|   32|          0|
    |trunc_ln379_reg_1378               |   5|   0|    5|          0|
    |trunc_ln398_reg_1395               |   4|   0|    4|          0|
    |v146_1_addr_reg_1666               |  10|   0|   10|          0|
    |v146_addr_reg_1660                 |  10|   0|   10|          0|
    |v147_10_addr_reg_1470              |   9|   0|    9|          0|
    |v147_11_addr_reg_1475              |   9|   0|    9|          0|
    |v147_12_addr_reg_1480              |   9|   0|    9|          0|
    |v147_13_addr_reg_1485              |   9|   0|    9|          0|
    |v147_14_addr_reg_1490              |   9|   0|    9|          0|
    |v147_15_addr_reg_1495              |   9|   0|    9|          0|
    |v147_1_addr_reg_1425               |   9|   0|    9|          0|
    |v147_2_addr_reg_1430               |   9|   0|    9|          0|
    |v147_3_addr_reg_1435               |   9|   0|    9|          0|
    |v147_4_addr_reg_1440               |   9|   0|    9|          0|
    |v147_5_addr_reg_1445               |   9|   0|    9|          0|
    |v147_6_addr_reg_1450               |   9|   0|    9|          0|
    |v147_7_addr_reg_1455               |   9|   0|    9|          0|
    |v147_8_addr_reg_1460               |   9|   0|    9|          0|
    |v147_9_addr_reg_1465               |   9|   0|    9|          0|
    |v147_addr_reg_1420                 |   9|   0|    9|          0|
    |v149_fu_126                        |   6|   0|    6|          0|
    |v150_fu_118                        |   5|   0|    5|          0|
    |v151_fu_114                        |   6|   0|    6|          0|
    |v158_11_reg_1615                   |  32|   0|   32|          0|
    |v158_13_reg_1509                   |  32|   0|   32|          0|
    |v158_14_reg_1514                   |  32|   0|   32|          0|
    |v158_15_reg_1519                   |  32|   0|   32|          0|
    |v158_16_reg_1504                   |  32|   0|   32|          0|
    |v158_17_reg_1610                   |  32|   0|   32|          0|
    |v158_18_reg_1600                   |  32|   0|   32|          0|
    |v158_19_reg_1590                   |  32|   0|   32|          0|
    |v158_1_reg_1565                    |  32|   0|   32|          0|
    |v158_20_reg_1580                   |  32|   0|   32|          0|
    |v158_21_reg_1570                   |  32|   0|   32|          0|
    |v158_3_reg_1575                    |  32|   0|   32|          0|
    |v158_5_reg_1585                    |  32|   0|   32|          0|
    |v158_7_reg_1595                    |  32|   0|   32|          0|
    |v158_9_reg_1605                    |  32|   0|   32|          0|
    |v158_reg_1560                      |  32|   0|   32|          0|
    |v159_1_reg_1682                    |  32|   0|   32|          0|
    |v159_reg_1672                      |  32|   0|   32|          0|
    |v160_10_reg_1540                   |  32|   0|   32|          0|
    |v160_11_reg_1737                   |  32|   0|   32|          0|
    |v160_12_reg_1545                   |  32|   0|   32|          0|
    |v160_13_reg_1550                   |  32|   0|   32|          0|
    |v160_14_reg_1555                   |  32|   0|   32|          0|
    |v160_16_reg_1732                   |  32|   0|   32|          0|
    |v160_1_reg_1687                    |  32|   0|   32|          0|
    |v160_2_reg_1692                    |  32|   0|   32|          0|
    |v160_3_reg_1697                    |  32|   0|   32|          0|
    |v160_4_reg_1702                    |  32|   0|   32|          0|
    |v160_5_reg_1707                    |  32|   0|   32|          0|
    |v160_6_reg_1712                    |  32|   0|   32|          0|
    |v160_7_reg_1717                    |  32|   0|   32|          0|
    |v160_8_reg_1722                    |  32|   0|   32|          0|
    |v160_9_reg_1727                    |  32|   0|   32|          0|
    |v160_reg_1677                      |  32|   0|   32|          0|
    |v161_1_reg_1818                    |  32|   0|   32|          0|
    |v161_reg_1812                      |  32|   0|   32|          0|
    |add_ln398_reg_1415                 |  64|  32|   10|          0|
    |cmp65_reg_1405                     |  64|  32|    1|          0|
    |cmp93_7_reg_1411                   |  64|  32|    1|          0|
    |icmp_ln385_reg_1500                |  64|  32|    1|          0|
    |v146_1_addr_reg_1666               |  64|  32|   10|          0|
    |v146_addr_reg_1660                 |  64|  32|   10|          0|
    |v147_10_addr_reg_1470              |  64|  32|    9|          0|
    |v147_11_addr_reg_1475              |  64|  32|    9|          0|
    |v147_1_addr_reg_1425               |  64|  32|    9|          0|
    |v147_2_addr_reg_1430               |  64|  32|    9|          0|
    |v147_3_addr_reg_1435               |  64|  32|    9|          0|
    |v147_4_addr_reg_1440               |  64|  32|    9|          0|
    |v147_5_addr_reg_1445               |  64|  32|    9|          0|
    |v147_6_addr_reg_1450               |  64|  32|    9|          0|
    |v147_7_addr_reg_1455               |  64|  32|    9|          0|
    |v147_8_addr_reg_1460               |  64|  32|    9|          0|
    |v147_9_addr_reg_1465               |  64|  32|    9|          0|
    |v147_addr_reg_1420                 |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3322| 576| 2311|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node11|  return value|
|v275_0_0_dout            |   in|   32|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_num_data_valid  |   in|   10|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_fifo_cap        |   in|   10|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_empty_n         |   in|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_read            |  out|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_0_1_dout            |   in|   32|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_num_data_valid  |   in|   10|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_fifo_cap        |   in|   10|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_empty_n         |   in|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_read            |  out|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_1_0_dout            |   in|   32|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_num_data_valid  |   in|   10|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_fifo_cap        |   in|   10|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_empty_n         |   in|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_read            |  out|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_1_1_dout            |   in|   32|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_num_data_valid  |   in|   10|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_fifo_cap        |   in|   10|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_empty_n         |   in|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_read            |  out|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_2_0_dout            |   in|   32|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_num_data_valid  |   in|   10|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_fifo_cap        |   in|   10|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_empty_n         |   in|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_read            |  out|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_2_1_dout            |   in|   32|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_num_data_valid  |   in|   10|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_fifo_cap        |   in|   10|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_empty_n         |   in|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_read            |  out|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_3_0_dout            |   in|   32|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_num_data_valid  |   in|   10|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_fifo_cap        |   in|   10|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_empty_n         |   in|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_read            |  out|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_3_1_dout            |   in|   32|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_num_data_valid  |   in|   10|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_fifo_cap        |   in|   10|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_empty_n         |   in|    1|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_read            |  out|    1|     ap_fifo|      v275_3_1|       pointer|
|v275_4_0_dout            |   in|   32|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_num_data_valid  |   in|   10|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_fifo_cap        |   in|   10|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_empty_n         |   in|    1|     ap_fifo|      v275_4_0|       pointer|
|v275_4_0_read            |  out|    1|     ap_fifo|      v275_4_0|       pointer|
|v275_4_1_dout            |   in|   32|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_num_data_valid  |   in|   10|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_fifo_cap        |   in|   10|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_empty_n         |   in|    1|     ap_fifo|      v275_4_1|       pointer|
|v275_4_1_read            |  out|    1|     ap_fifo|      v275_4_1|       pointer|
|v275_5_0_dout            |   in|   32|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_num_data_valid  |   in|   10|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_fifo_cap        |   in|   10|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_empty_n         |   in|    1|     ap_fifo|      v275_5_0|       pointer|
|v275_5_0_read            |  out|    1|     ap_fifo|      v275_5_0|       pointer|
|v275_5_1_dout            |   in|   32|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_num_data_valid  |   in|   10|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_fifo_cap        |   in|   10|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_empty_n         |   in|    1|     ap_fifo|      v275_5_1|       pointer|
|v275_5_1_read            |  out|    1|     ap_fifo|      v275_5_1|       pointer|
|v275_6_0_dout            |   in|   32|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_num_data_valid  |   in|   10|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_fifo_cap        |   in|   10|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_empty_n         |   in|    1|     ap_fifo|      v275_6_0|       pointer|
|v275_6_0_read            |  out|    1|     ap_fifo|      v275_6_0|       pointer|
|v275_6_1_dout            |   in|   32|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_num_data_valid  |   in|   10|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_fifo_cap        |   in|   10|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_empty_n         |   in|    1|     ap_fifo|      v275_6_1|       pointer|
|v275_6_1_read            |  out|    1|     ap_fifo|      v275_6_1|       pointer|
|v275_7_0_dout            |   in|   32|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_num_data_valid  |   in|   10|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_fifo_cap        |   in|   10|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_empty_n         |   in|    1|     ap_fifo|      v275_7_0|       pointer|
|v275_7_0_read            |  out|    1|     ap_fifo|      v275_7_0|       pointer|
|v275_7_1_dout            |   in|   32|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_num_data_valid  |   in|   10|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_fifo_cap        |   in|   10|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_empty_n         |   in|    1|     ap_fifo|      v275_7_1|       pointer|
|v275_7_1_read            |  out|    1|     ap_fifo|      v275_7_1|       pointer|
|v276_6_dout              |   in|   32|     ap_fifo|        v276_6|       pointer|
|v276_6_num_data_valid    |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_fifo_cap          |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_empty_n           |   in|    1|     ap_fifo|        v276_6|       pointer|
|v276_6_read              |  out|    1|     ap_fifo|        v276_6|       pointer|
|v276_7_dout              |   in|   32|     ap_fifo|        v276_7|       pointer|
|v276_7_num_data_valid    |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_fifo_cap          |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_empty_n           |   in|    1|     ap_fifo|        v276_7|       pointer|
|v276_7_read              |  out|    1|     ap_fifo|        v276_7|       pointer|
|v276_0_dout              |   in|   32|     ap_fifo|        v276_0|       pointer|
|v276_0_num_data_valid    |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_fifo_cap          |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_empty_n           |   in|    1|     ap_fifo|        v276_0|       pointer|
|v276_0_read              |  out|    1|     ap_fifo|        v276_0|       pointer|
|v276_1_dout              |   in|   32|     ap_fifo|        v276_1|       pointer|
|v276_1_num_data_valid    |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_fifo_cap          |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_empty_n           |   in|    1|     ap_fifo|        v276_1|       pointer|
|v276_1_read              |  out|    1|     ap_fifo|        v276_1|       pointer|
|v276_2_dout              |   in|   32|     ap_fifo|        v276_2|       pointer|
|v276_2_num_data_valid    |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_fifo_cap          |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_empty_n           |   in|    1|     ap_fifo|        v276_2|       pointer|
|v276_2_read              |  out|    1|     ap_fifo|        v276_2|       pointer|
|v276_3_dout              |   in|   32|     ap_fifo|        v276_3|       pointer|
|v276_3_num_data_valid    |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_fifo_cap          |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_empty_n           |   in|    1|     ap_fifo|        v276_3|       pointer|
|v276_3_read              |  out|    1|     ap_fifo|        v276_3|       pointer|
|v276_4_dout              |   in|   32|     ap_fifo|        v276_4|       pointer|
|v276_4_num_data_valid    |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_fifo_cap          |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_empty_n           |   in|    1|     ap_fifo|        v276_4|       pointer|
|v276_4_read              |  out|    1|     ap_fifo|        v276_4|       pointer|
|v276_5_dout              |   in|   32|     ap_fifo|        v276_5|       pointer|
|v276_5_num_data_valid    |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_fifo_cap          |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_empty_n           |   in|    1|     ap_fifo|        v276_5|       pointer|
|v276_5_read              |  out|    1|     ap_fifo|        v276_5|       pointer|
|v274_0_din               |  out|   32|     ap_fifo|        v274_0|       pointer|
|v274_0_num_data_valid    |   in|   11|     ap_fifo|        v274_0|       pointer|
|v274_0_fifo_cap          |   in|   11|     ap_fifo|        v274_0|       pointer|
|v274_0_full_n            |   in|    1|     ap_fifo|        v274_0|       pointer|
|v274_0_write             |  out|    1|     ap_fifo|        v274_0|       pointer|
|v274_1_din               |  out|   32|     ap_fifo|        v274_1|       pointer|
|v274_1_num_data_valid    |   in|   11|     ap_fifo|        v274_1|       pointer|
|v274_1_fifo_cap          |   in|   11|     ap_fifo|        v274_1|       pointer|
|v274_1_full_n            |   in|    1|     ap_fifo|        v274_1|       pointer|
|v274_1_write             |  out|    1|     ap_fifo|        v274_1|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

