INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Curriculum/Capstone/Playground/Gates/Uart_2/Uart_2.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Curriculum/Capstone/Playground/Gates/Uart_2/Uart_2.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Curriculum/Capstone/Playground/Gates/Uart_2/Uart_2.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
