<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='306' type='bool llvm::ScheduleDAGMI::hasVRegLiveness() const'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='432' c='_ZNK4llvm17ScheduleDAGMILive15hasVRegLivenessEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1812' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2713' u='c' c='_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3507' u='c' c='_ZN12_GLOBAL__N_112ILPScheduler10initializeEPN4llvm13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3714' u='c' c='_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE12getNodeLabelEPKNS_5SUnitEPKNS_11ScheduleDAGE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3729' u='c' c='_ZN4llvm14DOTGraphTraitsIPNS_13ScheduleDAGMIEE17getNodeAttributesEPKNS_5SUnitEPKNS_11ScheduleDAGE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='305'>/// Return true if this DAG supports VReg liveness and RegPressure.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='28' u='c' c='_ZN4llvm17R600SchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
