Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Apr 14 18:32:51 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: codec/serialclkmon/output_reg_reg/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 47 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.728        0.000                      0                   67        0.060        0.000                      0                   67        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       76.739        0.000                      0                   67        0.244        0.000                      0                   67       40.190        0.000                       0                    49  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         76.728        0.000                      0                   67        0.244        0.000                      0                   67       40.190        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       76.728        0.000                      0                   67        0.060        0.000                      0                   67  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         76.728        0.000                      0                   67        0.060        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.739ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.173    80.205    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.776    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         79.776    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.739    

Slack (MET) :             76.739ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.173    80.205    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.776    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         79.776    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.739    

Slack (MET) :             76.739ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.173    80.205    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.776    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         79.776    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.739    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.173    80.225    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.796    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.796    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.173    80.225    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.796    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.796    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.173    80.225    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.796    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         79.796    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.173    80.225    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.796    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         79.796    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.875ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.173    80.203    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.774    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.774    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.875    

Slack (MET) :             76.875ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.173    80.203    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.774    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.774    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.875    

Slack (MET) :             76.875ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.173    80.203    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.774    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.774    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT3 (Prop_lut3_I0_O)        0.042    -0.304 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.242    -0.655    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.107    -0.548    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.557%)  route 0.175ns (48.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.175    -0.337    bclkmon/count[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.292    bclkmon/output_reg_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.918    -0.896    bclkmon/clk_out1
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.256    -0.640    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091    -0.549    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.685%)  route 0.178ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.049    -0.290 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    lrclkmon/count[9]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.107    -0.551    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.043    -0.284 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    bclkmon/count0[4]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.546    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y124         FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[6]/Q
                         net (fo=7, routed)           0.181    -0.336    lrclkmon/count_reg_n_0_[6]
    SLICE_X1Y124         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  lrclkmon/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.291    lrclkmon/count[0]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091    -0.554    lrclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.301 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    fsmclkmon/count[0]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.091    -0.564    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.154%)  route 0.178ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.045    -0.294 r  lrclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    lrclkmon/count[8]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092    -0.566    lrclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.316    bclkmon/count[1]
    SLICE_X0Y119         LUT3 (Prop_lut3_I1_O)        0.042    -0.274 r  bclkmon/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    bclkmon/count0[2]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.546    bclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[3]/Q
                         net (fo=5, routed)           0.196    -0.321    lrclkmon/count_reg_n_0_[3]
    SLICE_X0Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.279 r  lrclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    lrclkmon/count[4]
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107    -0.551    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    bclkmon/count0[3]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.092    -0.561    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y120     bclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y133     codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y133     codec/serialclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y132     fsmclkmon/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y132     fsmclkmon/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y132     codec/serialclkmon/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y132     codec/serialclkmon/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/output_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT3 (Prop_lut3_I0_O)        0.042    -0.304 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.242    -0.655    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.107    -0.548    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.557%)  route 0.175ns (48.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.175    -0.337    bclkmon/count[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.292    bclkmon/output_reg_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.918    -0.896    bclkmon/clk_out1
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.256    -0.640    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091    -0.549    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.685%)  route 0.178ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.049    -0.290 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    lrclkmon/count[9]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.107    -0.551    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.043    -0.284 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    bclkmon/count0[4]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.546    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y124         FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[6]/Q
                         net (fo=7, routed)           0.181    -0.336    lrclkmon/count_reg_n_0_[6]
    SLICE_X1Y124         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  lrclkmon/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.291    lrclkmon/count[0]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091    -0.554    lrclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.301 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    fsmclkmon/count[0]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.091    -0.564    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.154%)  route 0.178ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.045    -0.294 r  lrclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    lrclkmon/count[8]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092    -0.566    lrclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.316    bclkmon/count[1]
    SLICE_X0Y119         LUT3 (Prop_lut3_I1_O)        0.042    -0.274 r  bclkmon/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    bclkmon/count0[2]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.546    bclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[3]/Q
                         net (fo=5, routed)           0.196    -0.321    lrclkmon/count_reg_n_0_[3]
    SLICE_X0Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.279 r  lrclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    lrclkmon/count[4]
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107    -0.551    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    bclkmon/count0[3]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.092    -0.561    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y119     bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X0Y120     bclkmon/output_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y133     codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X4Y133     codec/serialclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y131     fsmclkmon/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y132     fsmclkmon/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y132     fsmclkmon/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y132     codec/serialclkmon/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y132     codec/serialclkmon/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X6Y131     codec/serialclkmon/output_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y119     bclkmon/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT3 (Prop_lut3_I0_O)        0.042    -0.304 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.184    -0.471    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.107    -0.364    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.557%)  route 0.175ns (48.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.175    -0.337    bclkmon/count[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.292    bclkmon/output_reg_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.918    -0.896    bclkmon/clk_out1
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.256    -0.640    
                         clock uncertainty            0.184    -0.456    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091    -0.365    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.685%)  route 0.178ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.049    -0.290 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    lrclkmon/count[9]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.107    -0.367    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.043    -0.284 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    bclkmon/count0[4]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.362    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y124         FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[6]/Q
                         net (fo=7, routed)           0.181    -0.336    lrclkmon/count_reg_n_0_[6]
    SLICE_X1Y124         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  lrclkmon/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.291    lrclkmon/count[0]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.184    -0.461    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091    -0.370    lrclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.301 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    fsmclkmon/count[0]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.184    -0.471    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.091    -0.380    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.154%)  route 0.178ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.045    -0.294 r  lrclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    lrclkmon/count[8]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092    -0.382    lrclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.316    bclkmon/count[1]
    SLICE_X0Y119         LUT3 (Prop_lut3_I1_O)        0.042    -0.274 r  bclkmon/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    bclkmon/count0[2]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.362    bclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[3]/Q
                         net (fo=5, routed)           0.196    -0.321    lrclkmon/count_reg_n_0_[3]
    SLICE_X0Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.279 r  lrclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    lrclkmon/count[4]
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107    -0.367    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    bclkmon/count0[3]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.092    -0.377    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 79.811 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.653     3.038    fsmclkmon/output_reg
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.723    79.811    fsmclkmon/clk_out1
    SLICE_X4Y132         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    80.378    
                         clock uncertainty           -0.184    80.195    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    79.766    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         79.766    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 76.728    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[1]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[1]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[2]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.828ns (20.675%)  route 3.177ns (79.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 79.808 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.638     3.023    fsmclkmon/output_reg
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    79.808    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[4]/C
                         clock pessimism              0.591    80.398    
                         clock uncertainty           -0.184    80.215    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    79.786    fsmclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                         79.786    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    

Slack (MET) :             76.864ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 79.809 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.837    -0.982    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.526 f  fsmclkmon/count_reg[3]/Q
                         net (fo=2, routed)           1.090     0.564    fsmclkmon/count_reg_n_0_[3]
    SLICE_X5Y129         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  fsmclkmon/count[15]_i_4/O
                         net (fo=1, routed)           0.633     1.321    fsmclkmon/count[15]_i_4_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.124     1.445 f  fsmclkmon/count[15]_i_2/O
                         net (fo=3, routed)           0.815     2.261    fsmclkmon/count[15]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.124     2.385 r  fsmclkmon/count[15]_i_1/O
                         net (fo=15, routed)          0.515     2.899    fsmclkmon/output_reg
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.721    79.809    fsmclkmon/clk_out1
    SLICE_X4Y131         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.568    80.376    
                         clock uncertainty           -0.184    80.193    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    79.764    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.764    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                 76.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT3 (Prop_lut3_I0_O)        0.042    -0.304 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.184    -0.471    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.107    -0.364    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.557%)  route 0.175ns (48.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.175    -0.337    bclkmon/count[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  bclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.292    bclkmon/output_reg_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.918    -0.896    bclkmon/clk_out1
    SLICE_X0Y120         FDRE                                         r  bclkmon/output_reg_reg/C
                         clock pessimism              0.256    -0.640    
                         clock uncertainty            0.184    -0.456    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091    -0.365    bclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.685%)  route 0.178ns (48.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.049    -0.290 r  lrclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    lrclkmon/count[9]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[9]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.107    -0.367    lrclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.043    -0.284 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    bclkmon/count0[4]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.362    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y124         FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[6]/Q
                         net (fo=7, routed)           0.181    -0.336    lrclkmon/count_reg_n_0_[6]
    SLICE_X1Y124         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  lrclkmon/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.291    lrclkmon/count[0]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.184    -0.461    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091    -0.370    lrclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.645    -0.655    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  fsmclkmon/count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.346    fsmclkmon/count_reg_n_0_[0]
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.045    -0.301 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    fsmclkmon/count[0]
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.917    -0.897    fsmclkmon/clk_out1
    SLICE_X5Y129         FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.184    -0.471    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.091    -0.380    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.154%)  route 0.178ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[8]/Q
                         net (fo=5, routed)           0.178    -0.339    lrclkmon/count_reg_n_0_[8]
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.045    -0.294 r  lrclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    lrclkmon/count[8]
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X1Y124         FDRE                                         r  lrclkmon/count_reg[8]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092    -0.382    lrclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.316    bclkmon/count[1]
    SLICE_X0Y119         LUT3 (Prop_lut3_I1_O)        0.042    -0.274 r  bclkmon/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    bclkmon/count0[2]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[2]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.362    bclkmon/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.642    -0.658    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  lrclkmon/count_reg[3]/Q
                         net (fo=5, routed)           0.196    -0.321    lrclkmon/count_reg_n_0_[3]
    SLICE_X0Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.279 r  lrclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    lrclkmon/count[4]
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.913    -0.901    lrclkmon/clk_out1
    SLICE_X0Y125         FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107    -0.367    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            bclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.647    -0.653    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  bclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.327    bclkmon/count[1]
    SLICE_X0Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  bclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    bclkmon/count0[3]
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.919    -0.895    bclkmon/clk_out1
    SLICE_X0Y119         FDRE                                         r  bclkmon/count_reg[3]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.184    -0.469    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.092    -0.377    bclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.095    





