============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:29:42 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7296 ps) Setup Check with Pin out_index_reg[8]/CK->D
          Group: reg2reg
     Startpoint: (R) out_index_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) out_index_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     128                  
       Uncertainty:-      50                  
     Required Time:=    9822                  
      Launch Clock:-       0                  
         Data Path:-    2526                  
             Slack:=    7296                  

#-------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  out_index_reg[0]/CK -       -     R     (arrival)             9     0     0       0 
  out_index_reg[0]/Q  -       CK->Q F     DFFRPQ_X1M_A9TL       3   120   336     336 
  g315__8428/Y        -       D->Y  R     NAND4_X1A_A9TL        1   171   156     493 
  g314__4319/Y        -       B->Y  F     NOR2_X1B_A9TL         1   126   134     626 
  g313__6260/Y        -       D->Y  R     NAND4_X1A_A9TL        3   308   235     862 
  g530__5477/Y        -       B->Y  R     AND2_X1M_A9TL         1   100   203    1064 
  g526__7410/CO       -       B->CO R     ADDH_X1M_A9TL         1    98   158    1222 
  g523__2346/CO       -       B->CO R     ADDH_X1M_A9TL         1    98   157    1380 
  g520__9945/CO       -       B->CO R     ADDH_X1M_A9TL         1    98   157    1537 
  g517__6161/CO       -       B->CO R     ADDH_X1M_A9TL         2   126   174    1711 
  g516__4733/Y        -       AN->Y R     NOR2B_X1M_A9TL        1   180   193    1904 
  g512__1881/CO       -       B->CO R     ADDH_X1M_A9TL         1    98   180    2084 
  g505__1705/CO       -       B->CO R     ADDH_X1M_A9TL         1    98   157    2242 
  g503__2802/Y        -       A->Y  R     XNOR2_X0P7M_A9TL      1   231   124    2366 
  g500__3680/Y        -       C->Y  F     NOR3_X1M_A9TL         1   138   160    2526 
  out_index_reg[8]/D  -       -     F     DFFRPQ_X1M_A9TL       1     -     0    2526 
#-------------------------------------------------------------------------------------

