Protel Design System Design Rule Check
PCB File : C:\Users\brent\OneDrive\classes\desinv22\final\leggedbot_electrical\LeggedBot.PcbDoc
Date     : 10/27/2016
Time     : 12:11:54 PM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-2(4560.158mil,2925.748mil) on Bottom Layer And Pad U1-1(4560.158mil,2955.276mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (2550mil,2850mil) from Top Layer to Bottom Layer And Via (2550mil,2850mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5250mil,1950mil) from Top Layer to Bottom Layer And Via (5250mil,1950mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5250mil,2000mil) from Top Layer to Bottom Layer And Via (5250mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5250mil,2000mil) from Top Layer to Bottom Layer And Via (5250mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5250mil,2000mil) from Top Layer to Bottom Layer And Via (5250mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5000mil,2000mil) from Top Layer to Bottom Layer And Via (5000mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :6

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP7-3(3715mil,2088.74mil) on Multi-Layer And Pad JP7-4(3715mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP7-2(3715mil,2167.48mil) on Multi-Layer And Pad JP7-3(3715mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP7-2(3715mil,2167.48mil) on Multi-Layer And Pad JP7-1(3715mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP6-3(3505.834mil,2088.74mil) on Multi-Layer And Pad JP6-4(3505.834mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP6-2(3505.834mil,2167.48mil) on Multi-Layer And Pad JP6-3(3505.834mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP6-2(3505.834mil,2167.48mil) on Multi-Layer And Pad JP6-1(3505.834mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP5-3(3296.666mil,2091.26mil) on Multi-Layer And Pad JP5-4(3296.666mil,2012.52mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP5-2(3296.666mil,2170mil) on Multi-Layer And Pad JP5-3(3296.666mil,2091.26mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP5-2(3296.666mil,2170mil) on Multi-Layer And Pad JP5-1(3296.666mil,2248.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP4-3(3087.5mil,2088.74mil) on Multi-Layer And Pad JP4-4(3087.5mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP4-2(3087.5mil,2167.48mil) on Multi-Layer And Pad JP4-3(3087.5mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP4-2(3087.5mil,2167.48mil) on Multi-Layer And Pad JP4-1(3087.5mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-3(2878.334mil,2088.74mil) on Multi-Layer And Pad JP3-4(2878.334mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-2(2878.334mil,2167.48mil) on Multi-Layer And Pad JP3-3(2878.334mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP3-2(2878.334mil,2167.48mil) on Multi-Layer And Pad JP3-1(2878.334mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-3(2669.168mil,2088.74mil) on Multi-Layer And Pad JP2-4(2669.168mil,2010mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-2(2669.168mil,2167.48mil) on Multi-Layer And Pad JP2-3(2669.168mil,2088.74mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP2-2(2669.168mil,2167.48mil) on Multi-Layer And Pad JP2-1(2669.168mil,2246.22mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-3(2460mil,2090mil) on Multi-Layer And Pad JP1-4(2460mil,2011.26mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-2(2460mil,2168.74mil) on Multi-Layer And Pad JP1-3(2460mil,2090mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad JP1-2(2460mil,2168.74mil) on Multi-Layer And Pad JP1-1(2460mil,2247.48mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_BACK-2(5285.984mil,3087.756mil) on Multi-Layer And Pad B_BACK-1(5207.244mil,3087.756mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_BACK-2(5285.984mil,2887.756mil) on Multi-Layer And Pad A_BACK-1(5207.244mil,2887.756mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_FRONT-2(5275mil,2295mil) on Multi-Layer And Pad B_FRONT-1(5196.26mil,2295mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_FRONT-2(5275mil,2095mil) on Multi-Layer And Pad A_FRONT-1(5196.26mil,2095mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad B_MID-2(5282.204mil,2690.748mil) on Multi-Layer And Pad B_MID-1(5203.464mil,2690.748mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.74mil < 10mil) Between Pad A_MID-2(5282.204mil,2490.748mil) on Multi-Layer And Pad A_MID-1(5203.464mil,2490.748mil) on Multi-Layer [Top Solder] Mask Sliver [9.74mil] / [Bottom Solder] Mask Sliver [9.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-2(5087.874mil,2465.591mil) on Top Layer And Pad DRIVER_MID-1(5087.874mil,2440mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-3(5087.874mil,2491.181mil) on Top Layer And Pad DRIVER_MID-2(5087.874mil,2465.591mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer And Pad DRIVER_MID-3(5087.874mil,2491.181mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-5(5087.874mil,2542.362mil) on Top Layer And Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-6(5087.874mil,2567.953mil) on Top Layer And Pad DRIVER_MID-5(5087.874mil,2542.362mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-7(5087.874mil,2593.543mil) on Top Layer And Pad DRIVER_MID-6(5087.874mil,2567.953mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer And Pad DRIVER_MID-7(5087.874mil,2593.543mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-10(5087.874mil,2670.315mil) on Top Layer And Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-11(5087.874mil,2695.905mil) on Top Layer And Pad DRIVER_MID-10(5087.874mil,2670.315mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-12(5087.874mil,2721.496mil) on Top Layer And Pad DRIVER_MID-11(5087.874mil,2695.905mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-23(4796.535mil,2465.591mil) on Top Layer And Pad DRIVER_MID-24(4796.535mil,2440mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-22(4796.535mil,2491.181mil) on Top Layer And Pad DRIVER_MID-23(4796.535mil,2465.591mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.417mil < 10mil) Between Via (4758.677mil,2440mil) from Top Layer to Bottom Layer And Pad DRIVER_MID-23(4796.535mil,2465.591mil) on Top Layer [Top Solder] Mask Sliver [9.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-21(4796.535mil,2516.772mil) on Top Layer And Pad DRIVER_MID-22(4796.535mil,2491.181mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mil < 10mil) Between Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer And Pad DRIVER_MID-21(4796.535mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [0.058mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-20(4796.535mil,2542.362mil) on Top Layer And Pad DRIVER_MID-21(4796.535mil,2516.772mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-19(4796.535mil,2567.953mil) on Top Layer And Pad DRIVER_MID-20(4796.535mil,2542.362mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.145mil < 10mil) Between Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer And Pad DRIVER_MID-19(4796.535mil,2567.953mil) on Top Layer [Top Solder] Mask Sliver [5.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.072mil < 10mil) Between Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer And Pad DRIVER_MID-19(4796.535mil,2567.953mil) on Top Layer [Top Solder] Mask Sliver [2.072mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-18(4796.535mil,2593.543mil) on Top Layer And Pad DRIVER_MID-19(4796.535mil,2567.953mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-17(4796.535mil,2619.134mil) on Top Layer And Pad DRIVER_MID-18(4796.535mil,2593.543mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.366mil < 10mil) Between Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer And Pad DRIVER_MID-17(4796.535mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [2.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-16(4796.535mil,2644.724mil) on Top Layer And Pad DRIVER_MID-17(4796.535mil,2619.134mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-15(4796.535mil,2670.315mil) on Top Layer And Pad DRIVER_MID-16(4796.535mil,2644.724mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-14(4796.535mil,2695.905mil) on Top Layer And Pad DRIVER_MID-15(4796.535mil,2670.315mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.541mil < 10mil) Between Via (4750mil,2670mil) from Top Layer to Bottom Layer And Pad DRIVER_MID-15(4796.535mil,2670.315mil) on Top Layer [Top Solder] Mask Sliver [3.542mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_MID-13(4796.535mil,2721.496mil) on Top Layer And Pad DRIVER_MID-14(4796.535mil,2695.905mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.804mil < 10mil) Between Via (4750.37mil,2740.37mil) from Top Layer to Bottom Layer And Pad DRIVER_MID-13(4796.535mil,2721.496mil) on Top Layer [Top Solder] Mask Sliver [9.804mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-2(5080.669mil,2069.843mil) on Top Layer And Pad DRIVER_FRONT-1(5080.669mil,2044.252mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-3(5080.669mil,2095.433mil) on Top Layer And Pad DRIVER_FRONT-2(5080.669mil,2069.843mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-4(5080.669mil,2121.024mil) on Top Layer And Pad DRIVER_FRONT-3(5080.669mil,2095.433mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-5(5080.669mil,2146.614mil) on Top Layer And Pad DRIVER_FRONT-4(5080.669mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-6(5080.669mil,2172.205mil) on Top Layer And Pad DRIVER_FRONT-5(5080.669mil,2146.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-7(5080.669mil,2197.795mil) on Top Layer And Pad DRIVER_FRONT-6(5080.669mil,2172.205mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-8(5080.669mil,2223.386mil) on Top Layer And Pad DRIVER_FRONT-7(5080.669mil,2197.795mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-9(5080.669mil,2248.976mil) on Top Layer And Pad DRIVER_FRONT-8(5080.669mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-10(5080.669mil,2274.567mil) on Top Layer And Pad DRIVER_FRONT-9(5080.669mil,2248.976mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-11(5080.669mil,2300.157mil) on Top Layer And Pad DRIVER_FRONT-10(5080.669mil,2274.567mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-12(5080.669mil,2325.748mil) on Top Layer And Pad DRIVER_FRONT-11(5080.669mil,2300.157mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-23(4789.331mil,2069.843mil) on Top Layer And Pad DRIVER_FRONT-24(4789.331mil,2044.252mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-22(4789.331mil,2095.433mil) on Top Layer And Pad DRIVER_FRONT-23(4789.331mil,2069.843mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-21(4789.331mil,2121.024mil) on Top Layer And Pad DRIVER_FRONT-22(4789.331mil,2095.433mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.673mil < 10mil) Between Via (4839mil,2095.434mil) from Top Layer to Bottom Layer And Pad DRIVER_FRONT-22(4789.331mil,2095.433mil) on Top Layer [Top Solder] Mask Sliver [6.673mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mil < 10mil) Between Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer And Pad DRIVER_FRONT-21(4789.331mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [0.057mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-20(4789.331mil,2146.614mil) on Top Layer And Pad DRIVER_FRONT-21(4789.331mil,2121.024mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-19(4789.331mil,2172.205mil) on Top Layer And Pad DRIVER_FRONT-20(4789.331mil,2146.614mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.145mil < 10mil) Between Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer And Pad DRIVER_FRONT-19(4789.331mil,2172.205mil) on Top Layer [Top Solder] Mask Sliver [5.145mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.071mil < 10mil) Between Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer And Pad DRIVER_FRONT-19(4789.331mil,2172.205mil) on Top Layer [Top Solder] Mask Sliver [2.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-18(4789.331mil,2197.795mil) on Top Layer And Pad DRIVER_FRONT-19(4789.331mil,2172.205mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-17(4789.331mil,2223.386mil) on Top Layer And Pad DRIVER_FRONT-18(4789.331mil,2197.795mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.366mil < 10mil) Between Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer And Pad DRIVER_FRONT-17(4789.331mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [2.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-16(4789.331mil,2248.976mil) on Top Layer And Pad DRIVER_FRONT-17(4789.331mil,2223.386mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-15(4789.331mil,2274.567mil) on Top Layer And Pad DRIVER_FRONT-16(4789.331mil,2248.976mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-14(4789.331mil,2300.157mil) on Top Layer And Pad DRIVER_FRONT-15(4789.331mil,2274.567mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_FRONT-13(4789.331mil,2325.748mil) on Top Layer And Pad DRIVER_FRONT-14(4789.331mil,2300.157mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-2(5091.653mil,2862.598mil) on Top Layer And Pad DRIVER_BACK-1(5091.653mil,2837.008mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-3(5091.653mil,2888.189mil) on Top Layer And Pad DRIVER_BACK-2(5091.653mil,2862.598mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-4(5091.653mil,2913.779mil) on Top Layer And Pad DRIVER_BACK-3(5091.653mil,2888.189mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-5(5091.653mil,2939.37mil) on Top Layer And Pad DRIVER_BACK-4(5091.653mil,2913.779mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-6(5091.653mil,2964.96mil) on Top Layer And Pad DRIVER_BACK-5(5091.653mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-7(5091.653mil,2990.551mil) on Top Layer And Pad DRIVER_BACK-6(5091.653mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-8(5091.653mil,3016.142mil) on Top Layer And Pad DRIVER_BACK-7(5091.653mil,2990.551mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-9(5091.653mil,3041.732mil) on Top Layer And Pad DRIVER_BACK-8(5091.653mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-10(5091.653mil,3067.323mil) on Top Layer And Pad DRIVER_BACK-9(5091.653mil,3041.732mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-11(5091.653mil,3092.913mil) on Top Layer And Pad DRIVER_BACK-10(5091.653mil,3067.323mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-12(5091.653mil,3118.504mil) on Top Layer And Pad DRIVER_BACK-11(5091.653mil,3092.913mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-23(4800.315mil,2862.598mil) on Top Layer And Pad DRIVER_BACK-24(4800.315mil,2837.008mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-22(4800.315mil,2888.189mil) on Top Layer And Pad DRIVER_BACK-23(4800.315mil,2862.598mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.755mil < 10mil) Between Via (4835mil,2835mil) from Top Layer to Bottom Layer And Pad DRIVER_BACK-23(4800.315mil,2862.598mil) on Top Layer [Top Solder] Mask Sliver [9.755mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-21(4800.315mil,2913.779mil) on Top Layer And Pad DRIVER_BACK-22(4800.315mil,2888.189mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-20(4800.315mil,2939.37mil) on Top Layer And Pad DRIVER_BACK-21(4800.315mil,2913.779mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.206mil < 10mil) Between Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer And Pad DRIVER_BACK-21(4800.315mil,2913.779mil) on Top Layer [Top Solder] Mask Sliver [5.206mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer And Pad DRIVER_BACK-20(4800.315mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-19(4800.315mil,2964.96mil) on Top Layer And Pad DRIVER_BACK-20(4800.315mil,2939.37mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-18(4800.315mil,2990.551mil) on Top Layer And Pad DRIVER_BACK-19(4800.315mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.073mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-19(4800.315mil,2964.96mil) on Top Layer [Top Solder] Mask Sliver [6.073mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-17(4800.315mil,3016.142mil) on Top Layer And Pad DRIVER_BACK-18(4800.315mil,2990.551mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-18(4800.315mil,2990.551mil) on Top Layer [Top Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.805mil < 10mil) Between Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer And Pad DRIVER_BACK-17(4800.315mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [8.805mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-16(4800.315mil,3041.732mil) on Top Layer And Pad DRIVER_BACK-17(4800.315mil,3016.142mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-15(4800.315mil,3067.323mil) on Top Layer And Pad DRIVER_BACK-16(4800.315mil,3041.732mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-14(4800.315mil,3092.913mil) on Top Layer And Pad DRIVER_BACK-15(4800.315mil,3067.323mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.689mil < 10mil) Between Via (4850mil,3067.322mil) from Top Layer to Bottom Layer And Pad DRIVER_BACK-15(4800.315mil,3067.323mil) on Top Layer [Top Solder] Mask Sliver [6.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad DRIVER_BACK-13(4800.315mil,3118.504mil) on Top Layer And Pad DRIVER_BACK-14(4800.315mil,3092.913mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.815mil < 10mil) Between Via (4210mil,2325mil) from Top Layer to Bottom Layer And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Solder] Mask Sliver [6.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U1-27(4329.844mil,2925.748mil) on Bottom Layer And Pad U1-28(4329.844mil,2955.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-21(4329.844mil,2772.204mil) on Bottom Layer And Pad U1-22(4329.844mil,2797.796mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-23(4329.844mil,2823.386mil) on Bottom Layer And Pad U1-22(4329.844mil,2797.796mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-20(4329.844mil,2746.614mil) on Bottom Layer And Pad U1-21(4329.844mil,2772.204mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-19(4329.844mil,2721.024mil) on Bottom Layer And Pad U1-20(4329.844mil,2746.614mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-18(4329.844mil,2695.434mil) on Bottom Layer And Pad U1-19(4329.844mil,2721.024mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U1-15(4329.844mil,2614.724mil) on Bottom Layer And Pad U1-16(4329.844mil,2644.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-17(4329.844mil,2669.842mil) on Bottom Layer And Pad U1-16(4329.844mil,2644.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-18(4329.844mil,2695.434mil) on Bottom Layer And Pad U1-17(4329.844mil,2669.842mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U1-13(4560.158mil,2644.252mil) on Bottom Layer And Pad U1-14(4560.158mil,2614.724mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.843mil < 10mil) Between Pad U1-2(4560.158mil,2925.748mil) on Bottom Layer And Pad U1-1(4560.158mil,2955.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-12(4560.158mil,2669.842mil) on Bottom Layer And Pad U1-11(4560.158mil,2695.434mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-10(4560.158mil,2721.024mil) on Bottom Layer And Pad U1-11(4560.158mil,2695.434mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-13(4560.158mil,2644.252mil) on Bottom Layer And Pad U1-12(4560.158mil,2669.842mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-9(4560.158mil,2746.614mil) on Bottom Layer And Pad U1-10(4560.158mil,2721.024mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-8(4560.158mil,2772.204mil) on Bottom Layer And Pad U1-9(4560.158mil,2746.614mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-7(4560.158mil,2797.796mil) on Bottom Layer And Pad U1-8(4560.158mil,2772.204mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-6(4560.158mil,2823.386mil) on Bottom Layer And Pad U1-7(4560.158mil,2797.796mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-5(4560.158mil,2848.976mil) on Bottom Layer And Pad U1-4(4560.158mil,2874.568mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-3(4560.158mil,2900.158mil) on Bottom Layer And Pad U1-4(4560.158mil,2874.568mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-2(4560.158mil,2925.748mil) on Bottom Layer And Pad U1-3(4560.158mil,2900.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-6(4560.158mil,2823.386mil) on Bottom Layer And Pad U1-5(4560.158mil,2848.976mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.083mil < 10mil) Between Via (4515mil,2821mil) from Top Layer to Bottom Layer And Pad U1-6(4560.158mil,2823.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.083mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-24(4329.844mil,2848.976mil) on Bottom Layer And Pad U1-23(4329.844mil,2823.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad U1-25(4329.844mil,2874.568mil) on Bottom Layer And Pad U1-24(4329.844mil,2848.976mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-26(4329.844mil,2900.158mil) on Bottom Layer And Pad U1-27(4329.844mil,2925.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.842mil < 10mil) Between Pad U1-25(4329.844mil,2874.568mil) on Bottom Layer And Pad U1-26(4329.844mil,2900.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.842mil]
Rule Violations :140

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3511.465mil,3134mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3511.465mil,3176mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.356mil < 10mil) Between Arc (3620.583mil,3134mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (3620.583mil,3134mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.356mil < 10mil) Between Arc (3620.583mil,3176mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (3620.583mil,3176mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4196.976mil,2339mil) on Top Overlay And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4196.976mil,2381mil) on Top Overlay And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4306.094mil,2339mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4306.094mil,2381mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Arc (4256.5mil,3060.135mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4214.5mil,3060.135mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4256.5mil,3169.253mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4214.5mil,3169.253mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.915mil < 10mil) Between Arc (4326.374mil,3060.138mil) on Top Overlay And Pad D2-1(4305.374mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4284.374mil,3060.138mil) on Top Overlay And Pad D2-1(4305.374mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4326.374mil,3169.256mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4284.374mil,3169.256mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Arc (4396.25mil,3060.138mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4354.25mil,3060.138mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Arc (4396.25mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4354.25mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.915mil < 10mil) Between Arc (4466.125mil,3060.138mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4424.125mil,3060.138mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.915mil < 10mil) Between Arc (4466.125mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.917mil < 10mil) Between Arc (4424.125mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Track (4485mil,2144.236mil)(4485mil,2179.236mil) on Top Overlay And Pad C1-0(4485mil,2231.85mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4485mil,2089.236mil)(4485mil,2124.236mil) on Top Overlay And Pad C1-1(4485mil,2035mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Track (4075mil,2087.386mil)(4075mil,2122.386mil) on Top Overlay And Pad C2-1(4075mil,2033.15mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Track (4075mil,2142.386mil)(4075mil,2177.386mil) on Top Overlay And Pad C2-0(4075mil,2230mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Pad DRIVER_MID-1(5087.874mil,2440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-1(5087.874mil,2440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Pad DRIVER_MID-2(5087.874mil,2465.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-2(5087.874mil,2465.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Pad DRIVER_MID-3(5087.874mil,2491.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-3(5087.874mil,2491.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-4(5087.874mil,2516.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-5(5087.874mil,2542.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-6(5087.874mil,2567.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-7(5087.874mil,2593.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.848mil < 10mil) Between Track (5126.692mil,2600.748mil)(5360.944mil,2600.748mil) on Top Overlay And Pad DRIVER_MID-7(5087.874mil,2593.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.69mil < 10mil) Between Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.694mil < 10mil) Between Track (5126.692mil,2622.906mil)(5203.464mil,2622.906mil) on Top Overlay And Pad DRIVER_MID-8(5087.874mil,2619.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay And Pad DRIVER_MID-9(5087.874mil,2644.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Pad DRIVER_MID-10(5087.874mil,2670.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay And Pad DRIVER_MID-10(5087.874mil,2670.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Pad DRIVER_MID-11(5087.874mil,2695.905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay And Pad DRIVER_MID-11(5087.874mil,2695.905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Pad DRIVER_MID-12(5087.874mil,2721.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay And Pad DRIVER_MID-12(5087.874mil,2721.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad DRIVER_MID-19(4796.535mil,2567.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-1(5080.669mil,2044.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-1(5080.669mil,2044.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-2(5080.669mil,2069.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-2(5080.669mil,2069.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-3(5080.669mil,2095.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-3(5080.669mil,2095.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-4(5080.669mil,2121.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-4(5080.669mil,2121.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-5(5080.669mil,2146.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-5(5080.669mil,2146.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.564mil < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Pad DRIVER_FRONT-6(5080.669mil,2172.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-6(5080.669mil,2172.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2027.158mil)(5119.488mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-7(5080.669mil,2197.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.848mil < 10mil) Between Track (5119.488mil,2205mil)(5353.74mil,2205mil) on Top Overlay And Pad DRIVER_FRONT-7(5080.669mil,2197.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_FRONT" (5080mil,2360mil) on Top Overlay And Pad DRIVER_FRONT-8(5080.669mil,2223.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.691mil < 10mil) Between Track (5119.488mil,2227.158mil)(5119.488mil,2405mil) on Top Overlay And Pad DRIVER_FRONT-8(5080.669mil,2223.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.695mil < 10mil) Between Track (5119.488mil,2227.158mil)(5196.26mil,2227.158mil) on Top Overlay And Pad DRIVER_FRONT-8(5080.669mil,2223.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_FRONT" (5080mil,2360mil) on Top Overlay And Pad DRIVER_FRONT-9(5080.669mil,2248.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2227.158mil)(5119.488mil,2405mil) on Top Overlay And Pad DRIVER_FRONT-9(5080.669mil,2248.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_FRONT" (5080mil,2360mil) on Top Overlay And Pad DRIVER_FRONT-10(5080.669mil,2274.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2227.158mil)(5119.488mil,2405mil) on Top Overlay And Pad DRIVER_FRONT-10(5080.669mil,2274.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_FRONT" (5080mil,2360mil) on Top Overlay And Pad DRIVER_FRONT-11(5080.669mil,2300.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2227.158mil)(5119.488mil,2405mil) on Top Overlay And Pad DRIVER_FRONT-11(5080.669mil,2300.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_FRONT" (5080mil,2360mil) on Top Overlay And Pad DRIVER_FRONT-12(5080.669mil,2325.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5119.488mil,2227.158mil)(5119.488mil,2405mil) on Top Overlay And Pad DRIVER_FRONT-12(5080.669mil,2325.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.052mil < 10mil) Between Text "C4_FRONT" (4750mil,2080mil) on Top Overlay And Pad DRIVER_FRONT-23(4789.331mil,2069.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.045mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad DRIVER_FRONT-19(4789.331mil,2172.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Pad DRIVER_BACK-1(5091.653mil,2837.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-1(5091.653mil,2837.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Pad DRIVER_BACK-2(5091.653mil,2862.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-2(5091.653mil,2862.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Pad DRIVER_BACK-3(5091.653mil,2888.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-3(5091.653mil,2888.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Pad DRIVER_BACK-4(5091.653mil,2913.779mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-4(5091.653mil,2913.779mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Pad DRIVER_BACK-5(5091.653mil,2939.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-5(5091.653mil,2939.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-6(5091.653mil,2964.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,2819.914mil)(5130.472mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-7(5091.653mil,2990.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.848mil < 10mil) Between Track (5130.472mil,2997.756mil)(5364.724mil,2997.756mil) on Top Overlay And Pad DRIVER_BACK-7(5091.653mil,2990.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_BACK" (5090mil,3140mil) on Top Overlay And Pad DRIVER_BACK-8(5091.653mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.691mil < 10mil) Between Track (5130.472mil,3019.914mil)(5130.472mil,3197.756mil) on Top Overlay And Pad DRIVER_BACK-8(5091.653mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.695mil < 10mil) Between Track (5130.472mil,3019.914mil)(5207.244mil,3019.914mil) on Top Overlay And Pad DRIVER_BACK-8(5091.653mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_BACK" (5090mil,3140mil) on Top Overlay And Pad DRIVER_BACK-9(5091.653mil,3041.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,3019.914mil)(5130.472mil,3197.756mil) on Top Overlay And Pad DRIVER_BACK-9(5091.653mil,3041.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_BACK" (5090mil,3140mil) on Top Overlay And Pad DRIVER_BACK-10(5091.653mil,3067.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,3019.914mil)(5130.472mil,3197.756mil) on Top Overlay And Pad DRIVER_BACK-10(5091.653mil,3067.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_BACK" (5090mil,3140mil) on Top Overlay And Pad DRIVER_BACK-11(5091.653mil,3092.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,3019.914mil)(5130.472mil,3197.756mil) on Top Overlay And Pad DRIVER_BACK-11(5091.653mil,3092.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "B_BACK" (5090mil,3140mil) on Top Overlay And Pad DRIVER_BACK-12(5091.653mil,3118.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.246mil < 10mil) Between Track (5130.472mil,3019.914mil)(5130.472mil,3197.756mil) on Top Overlay And Pad DRIVER_BACK-12(5091.653mil,3118.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.747mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad DRIVER_BACK-17(4800.315mil,3016.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad DRIVER_BACK-16(4800.315mil,3041.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.263mil < 10mil) Between Track (3629.084mil,3134mil)(3629.084mil,3176mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Area Fill (3613.19mil,3182.004mil) (3636.19mil,3188.504mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (3625.69mil,3121.504mil) (3643.69mil,3188.504mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.859mil < 10mil) Between Area Fill (3610.59mil,3121.504mil) (3636.19mil,3128.804mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3685.591mil,3170.748mil)(3689.528mil,3170.748mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3685.591mil,3139.252mil)(3689.528mil,3139.252mil) on Top Overlay And Pad R14-2(3656.063mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3685.591mil,3170.748mil)(3689.528mil,3170.748mil) on Top Overlay And Pad R14-1(3719.055mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3685.591mil,3139.252mil)(3689.528mil,3139.252mil) on Top Overlay And Pad R14-1(3719.055mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4377.007mil,2344.252mil)(4380.944mil,2344.252mil) on Top Overlay And Pad R13-2(4347.48mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4377.007mil,2375.748mil)(4380.944mil,2375.748mil) on Top Overlay And Pad R13-2(4347.48mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.609mil < 10mil) Between Text "R13" (4340mil,2390mil) on Top Overlay And Pad R13-2(4347.48mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.609mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.563mil < 10mil) Between Area Fill (4311.2mil,2326.504mil) (4329.2mil,2393.504mil) on Top Overlay And Pad R13-2(4347.48mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4377.007mil,2344.252mil)(4380.944mil,2344.252mil) on Top Overlay And Pad R13-1(4410.472mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4377.007mil,2375.748mil)(4380.944mil,2375.748mil) on Top Overlay And Pad R13-1(4410.472mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.388mil < 10mil) Between Text "R13" (4340mil,2390mil) on Top Overlay And Pad R13-1(4410.472mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.088mil < 10mil) Between Text "R7" (4660mil,2880mil) on Top Overlay And Pad R7-2(4680mil,2928.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4664.252mil,2958.032mil)(4664.252mil,2961.968mil) on Top Overlay And Pad R7-2(4680mil,2928.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4695.748mil,2958.032mil)(4695.748mil,2961.968mil) on Top Overlay And Pad R7-2(4680mil,2928.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4664.252mil,2958.032mil)(4664.252mil,2961.968mil) on Top Overlay And Pad R7-1(4680mil,2991.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4695.748mil,2958.032mil)(4695.748mil,2961.968mil) on Top Overlay And Pad R7-1(4680mil,2991.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.891mil < 10mil) Between Text "C4_BACK" (4630mil,3016.142mil) on Top Overlay And Pad R7-1(4680mil,2991.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (3629.084mil,3134mil)(3629.084mil,3176mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (3613.19mil,3182.004mil) (3636.19mil,3188.504mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (3625.69mil,3121.504mil) (3643.69mil,3188.504mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (3610.59mil,3121.504mil) (3636.19mil,3128.804mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3184.5mil)(3620.584mil,3184.5mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay And Pad D11-2(3599.49mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (3502.966mil,3134mil)(3502.966mil,3176mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3184.5mil)(3620.584mil,3184.5mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay And Pad D11-1(3532.56mil,3155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4314.594mil,2339mil)(4314.594mil,2381mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4298.7mil,2387.004mil) (4321.7mil,2393.504mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4311.2mil,2326.504mil) (4329.2mil,2393.504mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4296.1mil,2326.504mil) (4321.7mil,2333.804mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4196.976mil,2389.5mil)(4306.094mil,2389.5mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4196.976mil,2330.5mil)(4306.094mil,2330.5mil) on Top Overlay And Pad D10-2(4285mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4188.476mil,2339mil)(4188.476mil,2381mil) on Top Overlay And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4196.976mil,2389.5mil)(4306.094mil,2389.5mil) on Top Overlay And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4196.976mil,2330.5mil)(4306.094mil,2330.5mil) on Top Overlay And Pad D10-1(4218.07mil,2360mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4193.746mil,3170.118mil) (4216.746mil,3176.618mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4252.546mil,3168.418mil) (4278.146mil,3175.718mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4206mil,3060.136mil)(4206mil,3169.254mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4265mil,3060.136mil)(4265mil,3169.254mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4214.5mil,3177.754mil)(4256.5mil,3177.754mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.523mil < 10mil) Between Area Fill (4226.496mil,3149.868mil) (4244.496mil,3216.868mil) on Top Overlay And Pad D1-2(4235.5mil,3148.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.523mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4206mil,3060.136mil)(4206mil,3169.254mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4265mil,3060.136mil)(4265mil,3169.254mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4214.5mil,3051.636mil)(4256.5mil,3051.636mil) on Top Overlay And Pad D1-1(4235.5mil,3081.23mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4263.62mil,3170.112mil) (4286.62mil,3176.612mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4322.42mil,3168.412mil) (4348.02mil,3175.712mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4275.874mil,3060.138mil)(4275.874mil,3169.256mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4334.874mil,3060.138mil)(4334.874mil,3169.256mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4284.374mil,3177.756mil)(4326.374mil,3177.756mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4296.37mil,3149.862mil) (4314.37mil,3216.862mil) on Top Overlay And Pad D2-2(4305.374mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4275.874mil,3060.138mil)(4275.874mil,3169.256mil) on Top Overlay And Pad D2-1(4305.374mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4334.874mil,3060.138mil)(4334.874mil,3169.256mil) on Top Overlay And Pad D2-1(4305.374mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4284.374mil,3051.638mil)(4326.374mil,3051.638mil) on Top Overlay And Pad D2-1(4305.374mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4333.496mil,3170.112mil) (4356.496mil,3176.612mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4392.296mil,3168.412mil) (4417.896mil,3175.712mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4345.75mil,3060.138mil)(4345.75mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4404.75mil,3060.138mil)(4404.75mil,3169.256mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4354.25mil,3177.756mil)(4396.25mil,3177.756mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4366.246mil,3149.862mil) (4384.246mil,3216.862mil) on Top Overlay And Pad D3-2(4375.25mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4345.75mil,3060.138mil)(4345.75mil,3169.256mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4404.75mil,3060.138mil)(4404.75mil,3169.256mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4354.25mil,3051.638mil)(4396.25mil,3051.638mil) on Top Overlay And Pad D3-1(4375.25mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Area Fill (4462.172mil,3168.412mil) (4487.772mil,3175.712mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.515mil < 10mil) Between Area Fill (4436.122mil,3149.862mil) (4454.122mil,3216.862mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Area Fill (4403.372mil,3170.112mil) (4426.372mil,3176.612mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4424.126mil,3177.756mil)(4466.126mil,3177.756mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4474.626mil,3060.138mil)(4474.626mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4415.626mil,3060.138mil)(4415.626mil,3169.256mil) on Top Overlay And Pad D4-2(4445.126mil,3148.162mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.909mil < 10mil) Between Track (4424.126mil,3051.638mil)(4466.126mil,3051.638mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4474.626mil,3060.138mil)(4474.626mil,3169.256mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (4415.626mil,3060.138mil)(4415.626mil,3169.256mil) on Top Overlay And Pad D4-1(4445.126mil,3081.232mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3336.22mil,3155.472mil)(3336.22mil,3159.41mil) on Top Overlay And Pad R1-2(3350mil,3185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3363.78mil,3155.472mil)(3363.78mil,3159.41mil) on Top Overlay And Pad R1-2(3350mil,3185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.403mil < 10mil) Between Text "R1" (3310mil,3090mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3336.22mil,3155.472mil)(3336.22mil,3159.41mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3363.78mil,3155.472mil)(3363.78mil,3159.41mil) on Top Overlay And Pad R1-1(3350mil,3129.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3411.22mil,3155.59mil)(3411.22mil,3159.528mil) on Top Overlay And Pad R2-2(3425mil,3185.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3438.78mil,3155.59mil)(3438.78mil,3159.528mil) on Top Overlay And Pad R2-2(3425mil,3185.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.521mil < 10mil) Between Text "R2" (3380mil,3090mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3411.22mil,3155.59mil)(3411.22mil,3159.528mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3438.78mil,3155.59mil)(3438.78mil,3159.528mil) on Top Overlay And Pad R2-1(3425mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4753.78mil,2958.032mil)(4753.78mil,2961.968mil) on Top Overlay And Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4726.22mil,2958.032mil)(4726.22mil,2961.968mil) on Top Overlay And Pad C4_BACK-2(4740mil,2932.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4753.78mil,2958.032mil)(4753.78mil,2961.968mil) on Top Overlay And Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4726.22mil,2958.032mil)(4726.22mil,2961.968mil) on Top Overlay And Pad C4_BACK-1(4740mil,2987.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4838.032mil,3156.22mil)(4841.968mil,3156.22mil) on Top Overlay And Pad C3_BACK-2(4812.44mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4838.032mil,3183.78mil)(4841.968mil,3183.78mil) on Top Overlay And Pad C3_BACK-2(4812.44mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4838.032mil,3156.22mil)(4841.968mil,3156.22mil) on Top Overlay And Pad C3_BACK-1(4867.56mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4838.032mil,3183.78mil)(4841.968mil,3183.78mil) on Top Overlay And Pad C3_BACK-1(4867.56mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4721.22mil,2168.032mil)(4721.22mil,2171.968mil) on Top Overlay And Pad C4_FRONT-2(4735mil,2142.44mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4748.78mil,2168.032mil)(4748.78mil,2171.968mil) on Top Overlay And Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4721.22mil,2168.032mil)(4721.22mil,2171.968mil) on Top Overlay And Pad C4_FRONT-1(4735mil,2197.56mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4823.032mil,2371.22mil)(4826.968mil,2371.22mil) on Top Overlay And Pad C3_FRONT-2(4797.44mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4823.032mil,2398.78mil)(4826.968mil,2398.78mil) on Top Overlay And Pad C3_FRONT-2(4797.44mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.671mil < 10mil) Between Text "C3_FRONT" (4620mil,2370mil) on Top Overlay And Pad C3_FRONT-2(4797.44mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4823.032mil,2371.22mil)(4826.968mil,2371.22mil) on Top Overlay And Pad C3_FRONT-1(4852.56mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4823.032mil,2398.78mil)(4826.968mil,2398.78mil) on Top Overlay And Pad C3_FRONT-1(4852.56mil,2385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.201mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Pad C4_MID-2(4742.204mil,2538.188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4755.984mil,2563.78mil)(4755.984mil,2567.716mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Pad C4_MID-1(4742.204mil,2593.308mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4830.236mil,2766.968mil)(4834.174mil,2766.968mil) on Top Overlay And Pad C3_MID-2(4804.646mil,2780.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4830.236mil,2794.528mil)(4834.174mil,2794.528mil) on Top Overlay And Pad C3_MID-2(4804.646mil,2780.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4830.236mil,2766.968mil)(4834.174mil,2766.968mil) on Top Overlay And Pad C3_MID-1(4859.764mil,2780.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4830.236mil,2794.528mil)(4834.174mil,2794.528mil) on Top Overlay And Pad C3_MID-1(4859.764mil,2780.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4429.252mil,3118.032mil)(4429.252mil,3121.968mil) on Bottom Overlay And Pad R6-2(4445mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,3118.032mil)(4460.748mil,3121.968mil) on Bottom Overlay And Pad R6-2(4445mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.885mil < 10mil) Between Text "R5" (4470mil,3100mil) on Bottom Overlay And Pad R6-2(4445mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4429.252mil,3118.032mil)(4429.252mil,3121.968mil) on Bottom Overlay And Pad R6-1(4445mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,3118.032mil)(4460.748mil,3121.968mil) on Bottom Overlay And Pad R6-1(4445mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.609mil < 10mil) Between Text "R5" (4470mil,3100mil) on Bottom Overlay And Pad R6-1(4445mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.609mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (4347.5mil,3105.5mil) on Bottom Overlay And Pad R5-2(4375mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4359.252mil,3118.032mil)(4359.252mil,3121.968mil) on Bottom Overlay And Pad R5-2(4375mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4390.748mil,3118.032mil)(4390.748mil,3121.968mil) on Bottom Overlay And Pad R5-2(4375mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (4347.5mil,3105.5mil) on Bottom Overlay And Pad R5-1(4375mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4359.252mil,3118.032mil)(4359.252mil,3121.968mil) on Bottom Overlay And Pad R5-1(4375mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4390.748mil,3118.032mil)(4390.748mil,3121.968mil) on Bottom Overlay And Pad R5-1(4375mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (4278.5mil,3105.5mil) on Bottom Overlay And Pad R4-2(4305mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4289.252mil,3118.032mil)(4289.252mil,3121.968mil) on Bottom Overlay And Pad R4-2(4305mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4320.748mil,3118.032mil)(4320.748mil,3121.968mil) on Bottom Overlay And Pad R4-2(4305mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (4278.5mil,3105.5mil) on Bottom Overlay And Pad R4-1(4305mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4289.252mil,3118.032mil)(4289.252mil,3121.968mil) on Bottom Overlay And Pad R4-1(4305mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4320.748mil,3118.032mil)(4320.748mil,3121.968mil) on Bottom Overlay And Pad R4-1(4305mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.252mil,3118.032mil)(4220.252mil,3121.968mil) on Bottom Overlay And Pad R3-2(4236mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4251.748mil,3118.032mil)(4251.748mil,3121.968mil) on Bottom Overlay And Pad R3-2(4236mil,3151.496mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.252mil,3118.032mil)(4220.252mil,3121.968mil) on Bottom Overlay And Pad R3-1(4236mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4251.748mil,3118.032mil)(4251.748mil,3121.968mil) on Bottom Overlay And Pad R3-1(4236mil,3088.504mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4228.78mil,2763.032mil)(4228.78mil,2766.97mil) on Bottom Overlay And Pad C5-2(4215mil,2792.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4201.22mil,2763.032mil)(4201.22mil,2766.97mil) on Bottom Overlay And Pad C5-2(4215mil,2792.56mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4228.78mil,2763.032mil)(4228.78mil,2766.97mil) on Bottom Overlay And Pad C5-1(4215mil,2737.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (4201.22mil,2763.032mil)(4201.22mil,2766.97mil) on Bottom Overlay And Pad C5-1(4215mil,2737.442mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
Rule Violations :245

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.809mil < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Arc (5087.874mil,2409.488mil) on Top Overlay Silk Text to Silk Clearance [8.809mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Arc (5087.874mil,2409.488mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.086mil < 10mil) Between Text "A_FRONT" (5080mil,2160mil) on Top Overlay And Arc (5080.669mil,2013.74mil) on Top Overlay Silk Text to Silk Clearance [7.086mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_FRONT" (4890mil,1990mil) on Top Overlay And Arc (5080.669mil,2013.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.029mil < 10mil) Between Text "A_BACK" (5091.653mil,2939.37mil) on Top Overlay And Arc (5091.653mil,2806.496mil) on Top Overlay Silk Text to Silk Clearance [7.029mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DRIVER_BACK" (4900mil,2780mil) on Top Overlay And Arc (5091.653mil,2806.496mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D11" (3470mil,3100mil) on Top Overlay And Arc (3511.465mil,3134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.36mil < 10mil) Between Text "D10" (4200mil,2400mil) on Top Overlay And Arc (4196.976mil,2381mil) on Top Overlay Silk Text to Silk Clearance [4.36mil]
   Violation between Silk To Silk Clearance Constraint: (4.936mil < 10mil) Between Text "D1" (4210mil,3020mil) on Top Overlay And Arc (4214.5mil,3060.135mil) on Top Overlay Silk Text to Silk Clearance [4.936mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D2" (4280mil,3020mil) on Top Overlay And Arc (4284.374mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D3" (4350mil,3020mil) on Top Overlay And Arc (4354.25mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D4" (4420mil,3020mil) on Top Overlay And Arc (4424.125mil,3060.138mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (5.446mil < 10mil) Between Text "C1" (4600mil,1940mil) on Top Overlay And Arc (4485mil,2133.425mil) on Top Overlay Silk Text to Silk Clearance [5.446mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4_FRONT" (4750mil,2080mil) on Top Overlay And Arc (4485mil,2133.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.918mil < 10mil) Between Text "C2" (4190mil,1940mil) on Top Overlay And Arc (4075mil,2131.575mil) on Top Overlay Silk Text to Silk Clearance [3.918mil]
   Violation between Silk To Silk Clearance Constraint: (6.653mil < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Track (5040.63mil,2423.268mil)(5040.63mil,2738.228mil) on Top Overlay Silk Text to Silk Clearance [6.653mil]
   Violation between Silk To Silk Clearance Constraint: (6.631mil < 10mil) Between Text "DRIVER_MID" (4890mil,2390mil) on Top Overlay And Track (4843.779mil,2423.268mil)(5040.63mil,2423.268mil) on Top Overlay Silk Text to Silk Clearance [6.631mil]
   Violation between Silk To Silk Clearance Constraint: (7.609mil < 10mil) Between Text "R13" (4340mil,2390mil) on Top Overlay And Track (4377.007mil,2375.748mil)(4380.944mil,2375.748mil) on Top Overlay Silk Text to Silk Clearance [7.609mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D11" (3470mil,3100mil) on Top Overlay And Track (3511.466mil,3125.5mil)(3620.584mil,3125.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.127mil < 10mil) Between Text "D11" (3470mil,3100mil) on Top Overlay And Track (3502.966mil,3134mil)(3502.966mil,3176mil) on Top Overlay Silk Text to Silk Clearance [9.127mil]
   Violation between Silk To Silk Clearance Constraint: (3.794mil < 10mil) Between Text "D10" (4200mil,2400mil) on Top Overlay And Track (4196.976mil,2389.5mil)(4306.094mil,2389.5mil) on Top Overlay Silk Text to Silk Clearance [3.794mil]
   Violation between Silk To Silk Clearance Constraint: (4.936mil < 10mil) Between Text "D1" (4210mil,3020mil) on Top Overlay And Track (4214.5mil,3051.636mil)(4256.5mil,3051.636mil) on Top Overlay Silk Text to Silk Clearance [4.936mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D2" (4280mil,3020mil) on Top Overlay And Track (4284.374mil,3051.638mil)(4326.374mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D3" (4350mil,3020mil) on Top Overlay And Track (4354.25mil,3051.638mil)(4396.25mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (4.939mil < 10mil) Between Text "D4" (4420mil,3020mil) on Top Overlay And Track (4424.126mil,3051.638mil)(4466.126mil,3051.638mil) on Top Overlay Silk Text to Silk Clearance [4.939mil]
   Violation between Silk To Silk Clearance Constraint: (7.782mil < 10mil) Between Text "JP5" (3240mil,2340mil) on Top Overlay And Track (3228.824mil,2325.512mil)(3406.666mil,2325.512mil) on Top Overlay Silk Text to Silk Clearance [7.782mil]
   Violation between Silk To Silk Clearance Constraint: (9.042mil < 10mil) Between Text "JP1" (2400mil,2340mil) on Top Overlay And Track (2392.158mil,2324.252mil)(2570mil,2324.252mil) on Top Overlay Silk Text to Silk Clearance [9.042mil]
   Violation between Silk To Silk Clearance Constraint: (2.294mil < 10mil) Between Text "R1" (3310mil,3090mil) on Top Overlay And Track (2570mil,3080mil)(4080mil,3080mil) on Top Overlay Silk Text to Silk Clearance [2.294mil]
   Violation between Silk To Silk Clearance Constraint: (2.294mil < 10mil) Between Text "R2" (3380mil,3090mil) on Top Overlay And Track (2570mil,3080mil)(4080mil,3080mil) on Top Overlay Silk Text to Silk Clearance [2.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.819mil < 10mil) Between Text "C4_MID" (4610mil,2550mil) on Top Overlay And Track (4728.426mil,2563.78mil)(4728.426mil,2567.716mil) on Top Overlay Silk Text to Silk Clearance [1.819mil]
   Violation between Silk To Silk Clearance Constraint: (9.992mil < 10mil) Between Text "B_MID" (5090mil,2710mil) on Top Overlay And Track (5126.692mil,2622.906mil)(5126.692mil,2800.748mil) on Top Overlay Silk Text to Silk Clearance [9.992mil]
   Violation between Silk To Silk Clearance Constraint: (9.992mil < 10mil) Between Text "A_MID" (5090mil,2520mil) on Top Overlay And Track (5126.692mil,2422.906mil)(5126.692mil,2600.748mil) on Top Overlay Silk Text to Silk Clearance [9.992mil]
   Violation between Silk To Silk Clearance Constraint: (8.978mil < 10mil) Between Text "JP8" (2400mil,3150mil) on Top Overlay And Track (2470mil,3110mil)(2470mil,3210mil) on Top Overlay Silk Text to Silk Clearance [8.978mil]
   Violation between Silk To Silk Clearance Constraint: (2.748mil < 10mil) Between Text "R5" (4470mil,3100mil) on Bottom Overlay And Track (4460.748mil,3118.032mil)(4460.748mil,3121.968mil) on Bottom Overlay Silk Text to Silk Clearance [2.748mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (4347.5mil,3105.5mil) on Bottom Overlay And Track (4359.252mil,3118.032mil)(4359.252mil,3121.968mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (4278.5mil,3105.5mil) on Bottom Overlay And Track (4289.252mil,3118.032mil)(4289.252mil,3121.968mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.985mil < 10mil) Between Text "Brent Yi
10/27/2016" (4200mil,2550mil) on Top Overlay And Text "LBC v1.0" (4200mil,2655mil) on Top Overlay Silk Text to Silk Clearance [8.985mil]
   Violation between Silk To Silk Clearance Constraint: (8.094mil < 10mil) Between Area Fill (4311.2mil,2326.504mil) (4329.2mil,2393.504mil) on Top Overlay And Text "R13" (4340mil,2390mil) on Top Overlay Silk Text to Silk Clearance [8.094mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (4487.5mil,3105.5mil) on Bottom Overlay And Text "R5" (4470mil,3100mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :39

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 431
Time Elapsed        : 00:00:02