GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\ddr3_name.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\DDR3_define.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Analyzing included file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\gwmc_local_param.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":5819)
WARN  (EX3801) : Parameter '**' becomes localparam in '**' with formal parameter declaration list("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3680) : Concatenation with an unsized literal will be treated as 32 bits("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Analyzing Verilog file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v'
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\ddr3_name.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":2)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":2)
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\DDR3_define.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":3)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":3)
Analyzing included file 'D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":54)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":54)
Analyzing included file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\gwmc_local_param.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":55)
Back to file 'D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":55)
WARN  (EX2582) : Parameter 'DRAM_TYPE' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":1)
WARN  (EX2582) : Parameter 'nCK_PER_CLK' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":3)
WARN  (EX2582) : Parameter 'tCK' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":4)
WARN  (EX2582) : Parameter 'REG_CTRL' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":5)
WARN  (EX2582) : Parameter 'DQ_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":6)
WARN  (EX2582) : Parameter 'DRAM_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":7)
WARN  (EX2582) : Parameter 'ECC' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":8)
WARN  (EX2582) : Parameter 'RANK_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":9)
WARN  (EX2582) : Parameter 'BANK_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":10)
WARN  (EX2582) : Parameter 'ROW_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":11)
WARN  (EX2582) : Parameter 'COL_WIDTH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":12)
WARN  (EX2582) : Parameter 'tRP' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":13)
WARN  (EX2582) : Parameter 'tRRD' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":14)
WARN  (EX2582) : Parameter 'tRTP' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":15)
WARN  (EX2582) : Parameter 'tRCD' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":16)
WARN  (EX2582) : Parameter 'tRC' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":17)
WARN  (EX2582) : Parameter 'tRAS' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":18)
WARN  (EX2582) : Parameter 'tFAW' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":19)
WARN  (EX2582) : Parameter 'tWTR' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":20)
WARN  (EX2582) : Parameter 'tCKE' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":21)
WARN  (EX2582) : Parameter 'tREFI' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":22)
WARN  (EX2582) : Parameter 'tRFC' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":23)
WARN  (EX2582) : Parameter 'tDLLK' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":24)
WARN  (EX2582) : Parameter 'BURST_MODE' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":25)
WARN  (EX2582) : Parameter 'BURST_TYPE' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":26)
WARN  (EX2582) : Parameter 'CL' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":27)
WARN  (EX2582) : Parameter 'CWL' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":28)
WARN  (EX2582) : Parameter 'AL' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":29)
WARN  (EX2582) : Parameter 'SLOT_0_CONFIG' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":30)
WARN  (EX2582) : Parameter 'SLOT_1_CONFIG' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":31)
WARN  (EX2582) : Parameter 'RTT_NOM' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":32)
WARN  (EX2582) : Parameter 'RTT_WR' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":33)
WARN  (EX2582) : Parameter 'USER_REFRESH' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":34)
WARN  (EX2582) : Parameter 'ADDR_CMD_MODE' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":35)
WARN  (EX2582) : Parameter 'OUTPUT_DRV' declared inside compilation unit '$unit_d__fpga_gowin_gowin_v1_9_8_ide_ipcore_ddr3_data_ddr3_1_4_ddr3_1_4code_v' shall be treated as localparam("D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v":36)
Compiling module 'DDR3_Memory_Interface_Top'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\DDR3_TOP.v":5)
WARN  (EX3073) : Port '**' remains unconnected for this instance("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3680) : Concatenation with an unsized literal will be treated as 32 bits("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX1998) : Net '**' does not have a driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3771) : ** instantiation should have an instance name("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Extracting RAM for identifier '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX1998) : Net '**' does not have a driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
Compiling module '**'("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
NOTE  (EX0101) : Current top module is "DDR3_Memory_Interface_Top"
WARN  (EX0211) : The output port "sr_ack" of module "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "mc_cas_slot[1]" of module "~gwmc_top.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "mc_cas_slot[0]" of module "~gwmc_top.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "rdir[1]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "rdir[0]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "rmove[1]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "rmove[0]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[15]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[14]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[13]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[12]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[11]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[10]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[9]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[8]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[7]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[6]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[5]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[4]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[3]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[2]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[1]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (EX0211) : The output port "dllstep_val[0]" of module "~ddr3_phy_init.DDR3_Memory_Interface_Top" has no driver("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0003) : Register "read_reg[3]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[2]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[1]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[0]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[7]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[6]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[5]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (DI0003) : Register "read_reg[4]" has both asynchronous set and reset, simulation mismatch possible, Gowin recommends you change your RTL("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~IN_FIFO.DDR3_Memory_Interface_Top" instantiated to "u_in_fifo" is swept in optimizing("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (NL0002) : The module "~OUT_FIFO.DDR3_Memory_Interface_Top" instantiated to "u_out_fifo" is swept in optimizing("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
WARN  (NL0002) : The module "~ddr3_phy_reset_gen.DDR3_Memory_Interface_Top" instantiated to "u_ddr3_phy_reset_gen" is swept in optimizing("D:\fpga\Gowin\Gowin_V1.9.8\IDE\ipcore\DDR3\data\ddr3_1_4\ddr3_1_4code.v":0)
[95%] Generate netlist file "D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface.vg" completed
Generate template file "D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface_tmp.v" completed
[100%] Generate report file "D:\gaoyun\ov18k\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface_syn.rpt.html" completed
GowinSynthesis finish
