`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/05/2022 06:00:50 PM
// Design Name: 
// Module Name: sevenseg
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module sevenseg(
input clock_100Mhz, // 100 Mhz Basys 3 için gerekli clk frekans?
    input reset, 
    output reg [3:0] Anode_Activate,  // 7 segmentli LED ekranin anot sinyalleri
    output reg [6:0] LED_out,  // 7 segmentli LED ekranin katotlari
    input [7:0] sw       
    );
    reg [26:0] one_second_counter; // 1 saniye saat etkinlestirme olusturmak için sayac
    wire one_second_enable;       // sayilari saymak için bir saniye etkinlestir
    reg [15:0] displayed_number;  // görüntülenecek sayma numarasi
    reg [3:0] LED_BCD;
    reg [19:0] refresh_counter; // 20-bit 10.5ms uretmek icin  380Hz refresh rate
             // the first 2 MSB bits for creating 4 LED-activating signals with 2.6ms digit period
    wire [1:0] LED_activating_counter; 
                 // count     0    ->  1  ->  2  ->  3
              // activates    LED1    LED2   LED3   LED4
             // and repeat
    always @ (sw)
    begin
        case (sw)
        // Switch 0
        1:
        displayed_number = 8'd23;
        // Switch 1
        2:
        displayed_number = 8'd45;
        // Switch 2
        4:
        displayed_number = 8'd68;
        // Switch 3
        8:
        displayed_number = 8'd90;
        // Switch 4
        16:
        displayed_number = 8'd113;
        // Switch 5
        32:
        displayed_number = 8'd135;
        // Switch 6
        64:
        displayed_number= 8'd157;
        // Switch 7
        128:
        displayed_number= 8'd180;
        default:
        displayed_number = 8'd0;
        endcase                 
    end
    // anode activating signals for 4 LEDs, digit period of 2.6ms
    // decoder to generate anode signals 
     always @(posedge clock_100Mhz or posedge reset)
    begin 
        if(reset==1)
            refresh_counter <= 0;
        else
            refresh_counter <= refresh_counter + 1;
    end 
    assign LED_activating_counter = refresh_counter[19:18];
    always @(*)
    begin
        case(LED_activating_counter)
        2'b00: begin
            Anode_Activate = 4'b0111; 
            // activate LED1 and Deactivate LED2, LED3, LED4
            LED_BCD = displayed_number/1000;
            // the first digit of the 16-bit number
              end
        2'b01: begin
            Anode_Activate = 4'b1011; 
            // activate LED2 and Deactivate LED1, LED3, LED4
            LED_BCD = (displayed_number % 1000)/100;
            // the second digit of the 16-bit number
              end
        2'b10: begin
            Anode_Activate = 4'b1101; 
            // activate LED3 and Deactivate LED2, LED1, LED4
            LED_BCD = ((displayed_number % 1000)%100)/10;
            // the third digit of the 16-bit number
                end
        2'b11: begin
            Anode_Activate = 4'b1110; 
            // activate LED4 and Deactivate LED2, LED3, LED1
            LED_BCD = ((displayed_number % 1000)%100)%10;
            // the fourth digit of the 16-bit number    
               end
        endcase
    end
    // Cathode patterns of the 7-segment LED display 
    always @(*)
    begin
        case(LED_BCD)
        4'b0000: LED_out = 7'b0000001; // "0"     
        4'b0001: LED_out = 7'b1001111; // "1" 
        4'b0010: LED_out = 7'b0010010; // "2" 
        4'b0011: LED_out = 7'b0000110; // "3" 
        4'b0100: LED_out = 7'b1001100; // "4" 
        4'b0101: LED_out = 7'b0100100; // "5" 
        4'b0110: LED_out = 7'b0100000; // "6" 
        4'b0111: LED_out = 7'b0001111; // "7" 
        4'b1000: LED_out = 7'b0000000; // "8"     
        4'b1001: LED_out = 7'b0000100; // "9" 
        default: LED_out = 7'b0000001; // "0"
        endcase
    end
endmodule
