<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EFM32 Pearl Gecko Software Documentation: C:/work/s025_sw/emdrv/spidrv/inc/spidrv.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EFM32 Pearl Gecko Software Documentation
   &#160;<span id="projectnumber">efm32pg1-doc-4.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spidrv_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">spidrv.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPIDRV API definition.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="em__device_8h_source.html">em_device.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="em__cmu_8h_source.html">em_cmu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ecode_8h_source.html">ecode.h</a>&quot;</code><br />
<code>#include &quot;spidrv_config.h&quot;</code><br />
<code>#include &quot;<a class="el" href="rtcdriver_8h_source.html">rtcdriver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="dmadrv_8h_source.html">dmadrv.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for spidrv.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="spidrv_8h__incl.png" border="0" usemap="#C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8h" alt=""/></div>
<map name="C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8h" id="C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8h">
<area shape="rect" id="node3" href="em__device_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer for Silicon Laboratories microcontroller devices. " alt="" coords="4966,245,5060,272"/>
<area shape="rect" id="node79" href="em__cmu_8h.html" title="Clock management unit (CMU) API. " alt="" coords="5061,96,5144,123"/>
<area shape="rect" id="node89" href="ecode_8h.html" title="Energy Aware drivers error code definitions. " alt="" coords="5561,171,5628,197"/>
<area shape="rect" id="node93" href="rtcdriver_8h.html" title="RTCDRV timer API definition. " alt="" coords="5617,96,5697,123"/>
<area shape="rect" id="node100" href="dmadrv_8h.html" title="DMADRV API definition. " alt="" coords="5441,96,5516,123"/>
<area shape="rect" id="node5" href="efm32pg1b200f256gm48_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer Header File for EFM32PG1B200F256GM48. " alt="" coords="2791,320,2965,347"/>
<area shape="rect" id="node9" href="system__efm32pg1b_8h.html" title="CMSIS Cortex&#45;M3/M4 System Layer for EFM32 devices. " alt="" coords="5535,395,5679,421"/>
<area shape="rect" id="node13" href="efm32pg1b__msc_8h.html" title="EFM32PG1B_MSC register and bit field definitions. " alt="" coords="5,395,131,421"/>
<area shape="rect" id="node15" href="efm32pg1b__emu_8h.html" title="EFM32PG1B_EMU register and bit field definitions. " alt="" coords="155,395,284,421"/>
<area shape="rect" id="node17" href="efm32pg1b__rmu_8h.html" title="EFM32PG1B_RMU register and bit field definitions. " alt="" coords="309,395,435,421"/>
<area shape="rect" id="node19" href="efm32pg1b__cmu_8h.html" title="EFM32PG1B_CMU register and bit field definitions. " alt="" coords="460,395,588,421"/>
<area shape="rect" id="node21" href="efm32pg1b__crypto_8h.html" title="EFM32PG1B_CRYPTO register and bit field definitions. " alt="" coords="612,395,751,421"/>
<area shape="rect" id="node23" href="efm32pg1b__gpio__p_8h.html" title="EFM32PG1B_GPIO_P register and bit field definitions. " alt="" coords="775,395,917,421"/>
<area shape="rect" id="node25" href="efm32pg1b__gpio_8h.html" title="EFM32PG1B_GPIO register and bit field definitions. " alt="" coords="943,395,1071,421"/>
<area shape="rect" id="node27" href="efm32pg1b__prs__ch_8h.html" title="EFM32PG1B_PRS_CH register and bit field definitions. " alt="" coords="1095,395,1237,421"/>
<area shape="rect" id="node29" href="efm32pg1b__prs_8h.html" title="EFM32PG1B_PRS register and bit field definitions. " alt="" coords="1263,395,1385,421"/>
<area shape="rect" id="node31" href="efm32pg1b__ldma__ch_8h.html" title="EFM32PG1B_LDMA_CH register and bit field definitions. " alt="" coords="1409,395,1561,421"/>
<area shape="rect" id="node33" href="efm32pg1b__ldma_8h.html" title="EFM32PG1B_LDMA register and bit field definitions. " alt="" coords="1586,395,1717,421"/>
<area shape="rect" id="node35" href="efm32pg1b__fpueh_8h.html" title="EFM32PG1B_FPUEH register and bit field definitions. " alt="" coords="1743,395,1879,421"/>
<area shape="rect" id="node37" href="efm32pg1b__gpcrc_8h.html" title="EFM32PG1B_GPCRC register and bit field definitions. " alt="" coords="1903,395,2037,421"/>
<area shape="rect" id="node39" href="efm32pg1b__timer__cc_8h.html" title="EFM32PG1B_TIMER_CC register and bit field definitions. " alt="" coords="2062,395,2215,421"/>
<area shape="rect" id="node41" href="efm32pg1b__timer_8h.html" title="EFM32PG1B_TIMER register and bit field definitions. " alt="" coords="2239,395,2373,421"/>
<area shape="rect" id="node43" href="efm32pg1b__usart_8h.html" title="EFM32PG1B_USART register and bit field definitions. " alt="" coords="2399,395,2532,421"/>
<area shape="rect" id="node45" href="efm32pg1b__leuart_8h.html" title="EFM32PG1B_LEUART register and bit field definitions. " alt="" coords="2557,395,2693,421"/>
<area shape="rect" id="node47" href="efm32pg1b__letimer_8h.html" title="EFM32PG1B_LETIMER register and bit field definitions. " alt="" coords="2719,395,2863,421"/>
<area shape="rect" id="node49" href="efm32pg1b__cryotimer_8h.html" title="EFM32PG1B_CRYOTIMER register and bit field definitions. " alt="" coords="2887,395,3045,421"/>
<area shape="rect" id="node51" href="efm32pg1b__pcnt_8h.html" title="EFM32PG1B_PCNT register and bit field definitions. " alt="" coords="3071,395,3199,421"/>
<area shape="rect" id="node53" href="efm32pg1b__i2c_8h.html" title="EFM32PG1B_I2C register and bit field definitions. " alt="" coords="3223,395,3343,421"/>
<area shape="rect" id="node55" href="efm32pg1b__adc_8h.html" title="EFM32PG1B_ADC register and bit field definitions. " alt="" coords="3367,395,3491,421"/>
<area shape="rect" id="node57" href="efm32pg1b__acmp_8h.html" title="EFM32PG1B_ACMP register and bit field definitions. " alt="" coords="3515,395,3649,421"/>
<area shape="rect" id="node59" href="efm32pg1b__idac_8h.html" title="EFM32PG1B_IDAC register and bit field definitions. " alt="" coords="3674,395,3800,421"/>
<area shape="rect" id="node61" href="efm32pg1b__rtcc__cc_8h.html" title="EFM32PG1B_RTCC_CC register and bit field definitions. " alt="" coords="3825,395,3969,421"/>
<area shape="rect" id="node63" href="efm32pg1b__rtcc__ret_8h.html" title="EFM32PG1B_RTCC_RET register and bit field definitions. " alt="" coords="3994,395,4141,421"/>
<area shape="rect" id="node65" href="efm32pg1b__rtcc_8h.html" title="EFM32PG1B_RTCC register and bit field definitions. " alt="" coords="4167,395,4292,421"/>
<area shape="rect" id="node67" href="efm32pg1b__wdog__pch_8h.html" title="EFM32PG1B_WDOG_PCH register and bit field definitions. " alt="" coords="4316,395,4479,421"/>
<area shape="rect" id="node69" href="efm32pg1b__wdog_8h.html" title="EFM32PG1B_WDOG register and bit field definitions. " alt="" coords="4503,395,4637,421"/>
<area shape="rect" id="node71" href="efm32pg1b__dma__descriptor_8h.html" title="EFM32PG1B_DMA_DESCRIPTOR register and bit field definitions. " alt="" coords="4662,395,4855,421"/>
<area shape="rect" id="node73" href="efm32pg1b__devinfo_8h.html" title="EFM32PG1B_DEVINFO register and bit field definitions. " alt="" coords="4879,395,5024,421"/>
<area shape="rect" id="node75" href="efm32pg1b__romtable_8h.html" title="EFM32PG1B_ROMTABLE register and bit field definitions. " alt="" coords="5049,395,5204,421"/>
<area shape="rect" id="node77" href="efm32pg1b__prs__signals_8h.html" title="EFM32PG1B_PRS_SIGNALS register and bit field definitions. " alt="" coords="5228,395,5396,421"/>
<area shape="rect" id="node84" href="em__assert_8h.html" title="Emlib peripheral API &quot;assert&quot; implementation. " alt="" coords="5140,171,5233,197"/>
<area shape="rect" id="node86" href="em__bus_8h.html" title="RAM and peripheral bit&#45;field set and clear API. " alt="" coords="4935,171,5013,197"/>
<area shape="rect" id="node104" href="em__ldma_8h.html" title="Direct memory access (LDMA) API. " alt="" coords="5309,171,5395,197"/>
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="spidrv_8h__dep__incl.png" border="0" usemap="#C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8hdep" alt=""/></div>
<map name="C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8hdep" id="C_1_2work_2s025__sw_2emdrv_2spidrv_2inc_2spidrv_8hdep">
<area shape="rect" id="node3" href="ezradio__hal_8c.html" title="This file contains EZRadio HAL. " alt="" coords="5,96,168,152"/>
<area shape="rect" id="node5" href="spidrv_8c.html" title="SPIDRV API implementation. " alt="" coords="193,103,356,145"/>
<area shape="rect" id="node7" href="ksz8851snl__spi_8c.html" title="SPI interface API for KSZ8851SNL Ethernet controller. " alt="" coords="381,103,600,145"/>
</map>
</div>
</div>
<p><a href="spidrv_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPIDRV__Init.html">SPIDRV_Init</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPIDRV__HandleData.html">SPIDRV_HandleData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga38b85d953fb373f09638bcf7c44d0967"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38b85d953fb373f09638bcf7c44d0967"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga38b85d953fb373f09638bcf7c44d0967">ECODE_EMDRV_SPIDRV_OK</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#gad59417e7951d81dfc15ec2757f08148e">ECODE_OK</a> )</td></tr>
<tr class="memdesc:ga38b85d953fb373f09638bcf7c44d0967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Success return value. <br /></td></tr>
<tr class="separator:ga38b85d953fb373f09638bcf7c44d0967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa5ae1f0a47144a11cbf18f2760a5ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafa5ae1f0a47144a11cbf18f2760a5ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaafa5ae1f0a47144a11cbf18f2760a5ff">ECODE_EMDRV_SPIDRV_ILLEGAL_HANDLE</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000001 )</td></tr>
<tr class="memdesc:gaafa5ae1f0a47144a11cbf18f2760a5ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal SPI handle. <br /></td></tr>
<tr class="separator:gaafa5ae1f0a47144a11cbf18f2760a5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6760019174c4ac5bb0dce83b515fd2d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6760019174c4ac5bb0dce83b515fd2d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga6760019174c4ac5bb0dce83b515fd2d7">ECODE_EMDRV_SPIDRV_PARAM_ERROR</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000002 )</td></tr>
<tr class="memdesc:ga6760019174c4ac5bb0dce83b515fd2d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal input parameter. <br /></td></tr>
<tr class="separator:ga6760019174c4ac5bb0dce83b515fd2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9cef5beffb68b757a079404b939ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e9cef5beffb68b757a079404b939ef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga9e9cef5beffb68b757a079404b939ef5">ECODE_EMDRV_SPIDRV_BUSY</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000003 )</td></tr>
<tr class="memdesc:ga9e9cef5beffb68b757a079404b939ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SPI port is busy. <br /></td></tr>
<tr class="separator:ga9e9cef5beffb68b757a079404b939ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e5cb98212c37e189e3ec44b98d6774"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23e5cb98212c37e189e3ec44b98d6774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga23e5cb98212c37e189e3ec44b98d6774">ECODE_EMDRV_SPIDRV_TIMER_ALLOC_ERROR</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000004 )</td></tr>
<tr class="memdesc:ga23e5cb98212c37e189e3ec44b98d6774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unable to allocated timeout timer. <br /></td></tr>
<tr class="separator:ga23e5cb98212c37e189e3ec44b98d6774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a80e8e9a81e323a5e64eef0a793e0c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a80e8e9a81e323a5e64eef0a793e0c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga5a80e8e9a81e323a5e64eef0a793e0c7">ECODE_EMDRV_SPIDRV_TIMEOUT</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000005 )</td></tr>
<tr class="memdesc:ga5a80e8e9a81e323a5e64eef0a793e0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transfer timeout. <br /></td></tr>
<tr class="separator:ga5a80e8e9a81e323a5e64eef0a793e0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5895306e19420d805870b7c0c9fa2ada"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5895306e19420d805870b7c0c9fa2ada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga5895306e19420d805870b7c0c9fa2ada">ECODE_EMDRV_SPIDRV_IDLE</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000006 )</td></tr>
<tr class="memdesc:ga5895306e19420d805870b7c0c9fa2ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">No SPI transfer in progress. <br /></td></tr>
<tr class="separator:ga5895306e19420d805870b7c0c9fa2ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa497c90552cd4a5a171df85a4cc2ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fa497c90552cd4a5a171df85a4cc2ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga6fa497c90552cd4a5a171df85a4cc2ff">ECODE_EMDRV_SPIDRV_ABORTED</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000007 )</td></tr>
<tr class="memdesc:ga6fa497c90552cd4a5a171df85a4cc2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI transfer has been aborted. <br /></td></tr>
<tr class="separator:ga6fa497c90552cd4a5a171df85a4cc2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2f1edd90df0d093f33240bc4b57ed8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c2f1edd90df0d093f33240bc4b57ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga0c2f1edd90df0d093f33240bc4b57ed8">ECODE_EMDRV_SPIDRV_MODE_ERROR</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000008 )</td></tr>
<tr class="memdesc:ga0c2f1edd90df0d093f33240bc4b57ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master used slave API or vica versa. <br /></td></tr>
<tr class="separator:ga0c2f1edd90df0d093f33240bc4b57ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6464dd0b0517f0b6a9baf9fcb0e5015f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6464dd0b0517f0b6a9baf9fcb0e5015f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga6464dd0b0517f0b6a9baf9fcb0e5015f">ECODE_EMDRV_SPIDRV_DMA_ALLOC_ERROR</a>&#160;&#160;&#160;( <a class="el" href="group__EM__Drivers.html#ga7e8592ecd56d0333b6e9904cc62909c6">ECODE_EMDRV_SPIDRV_BASE</a> | 0x00000009 )</td></tr>
<tr class="memdesc:ga6464dd0b0517f0b6a9baf9fcb0e5015f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unable to allocated DMA channels. <br /></td></tr>
<tr class="separator:ga6464dd0b0517f0b6a9baf9fcb0e5015f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551dc4157363812661bc07602b3e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga551dc4157363812661bc07602b3e1184">SPIDRV_MASTER_USART0</a></td></tr>
<tr class="memdesc:ga551dc4157363812661bc07602b3e1184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI master using USART0.  <a href="group__SPIDRV.html#ga551dc4157363812661bc07602b3e1184">More...</a><br /></td></tr>
<tr class="separator:ga551dc4157363812661bc07602b3e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8516f5e723dc93a6d2a392e37c25252b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga8516f5e723dc93a6d2a392e37c25252b">SPIDRV_MASTER_USART1</a></td></tr>
<tr class="memdesc:ga8516f5e723dc93a6d2a392e37c25252b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI master using USART1.  <a href="group__SPIDRV.html#ga8516f5e723dc93a6d2a392e37c25252b">More...</a><br /></td></tr>
<tr class="separator:ga8516f5e723dc93a6d2a392e37c25252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8acfe9763b52fd70029ac0a6207123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga7a8acfe9763b52fd70029ac0a6207123">SPIDRV_MASTER_USART2</a></td></tr>
<tr class="memdesc:ga7a8acfe9763b52fd70029ac0a6207123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI master using USART2.  <a href="group__SPIDRV.html#ga7a8acfe9763b52fd70029ac0a6207123">More...</a><br /></td></tr>
<tr class="separator:ga7a8acfe9763b52fd70029ac0a6207123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d9b3df4bcb0f7e8a57f09fd0f9b74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga10d9b3df4bcb0f7e8a57f09fd0f9b74e">SPIDRV_MASTER_USARTRF0</a></td></tr>
<tr class="memdesc:ga10d9b3df4bcb0f7e8a57f09fd0f9b74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI master using USARTRF0.  <a href="group__SPIDRV.html#ga10d9b3df4bcb0f7e8a57f09fd0f9b74e">More...</a><br /></td></tr>
<tr class="separator:ga10d9b3df4bcb0f7e8a57f09fd0f9b74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a5e7101c4df9d4d264f46227cdfa36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaf0a5e7101c4df9d4d264f46227cdfa36">SPIDRV_SLAVE_USART0</a></td></tr>
<tr class="memdesc:gaf0a5e7101c4df9d4d264f46227cdfa36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI slave using USART0.  <a href="group__SPIDRV.html#gaf0a5e7101c4df9d4d264f46227cdfa36">More...</a><br /></td></tr>
<tr class="separator:gaf0a5e7101c4df9d4d264f46227cdfa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e19ab6c2117260945a111fc9f4cd4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga2e19ab6c2117260945a111fc9f4cd4b9">SPIDRV_SLAVE_USART1</a></td></tr>
<tr class="memdesc:ga2e19ab6c2117260945a111fc9f4cd4b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI slave using USART1.  <a href="group__SPIDRV.html#ga2e19ab6c2117260945a111fc9f4cd4b9">More...</a><br /></td></tr>
<tr class="separator:ga2e19ab6c2117260945a111fc9f4cd4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f451db8f1d80cadb60d27738b44171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gac0f451db8f1d80cadb60d27738b44171">SPIDRV_SLAVE_USART2</a></td></tr>
<tr class="memdesc:gac0f451db8f1d80cadb60d27738b44171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI slave using USART2.  <a href="group__SPIDRV.html#gac0f451db8f1d80cadb60d27738b44171">More...</a><br /></td></tr>
<tr class="separator:gac0f451db8f1d80cadb60d27738b44171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156909bd29ba0cd4b8d35e2d8e10a53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga156909bd29ba0cd4b8d35e2d8e10a53a">SPIDRV_SLAVE_USARTRF0</a></td></tr>
<tr class="memdesc:ga156909bd29ba0cd4b8d35e2d8e10a53a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration data for SPI slave using USARTRF0.  <a href="group__SPIDRV.html#ga156909bd29ba0cd4b8d35e2d8e10a53a">More...</a><br /></td></tr>
<tr class="separator:ga156909bd29ba0cd4b8d35e2d8e10a53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga928e744e11ebd825c4d8f419c5ce5f81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga928e744e11ebd825c4d8f419c5ce5f81"></a>
typedef enum <a class="el" href="group__SPIDRV.html#gad47b70bb6c11a6a2842f7dc8dab31824">SPIDRV_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga928e744e11ebd825c4d8f419c5ce5f81">SPIDRV_Type_t</a></td></tr>
<tr class="memdesc:ga928e744e11ebd825c4d8f419c5ce5f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI driver instance type. <br /></td></tr>
<tr class="separator:ga928e744e11ebd825c4d8f419c5ce5f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909f87203f30c2e7ed4947eb60ee7e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga909f87203f30c2e7ed4947eb60ee7e28"></a>
typedef enum <a class="el" href="group__SPIDRV.html#ga25c5e9421435cbb3cdd8e7da486426dd">SPIDRV_BitOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga909f87203f30c2e7ed4947eb60ee7e28">SPIDRV_BitOrder_t</a></td></tr>
<tr class="memdesc:ga909f87203f30c2e7ed4947eb60ee7e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI bus bit order. <br /></td></tr>
<tr class="separator:ga909f87203f30c2e7ed4947eb60ee7e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5fff9b12451a428e6a8b731438a58e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf5fff9b12451a428e6a8b731438a58e"></a>
typedef enum <a class="el" href="group__SPIDRV.html#gaa1b4721388b623f0242d0cadd4a3b3ef">SPIDRV_ClockMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaaf5fff9b12451a428e6a8b731438a58e">SPIDRV_ClockMode_t</a></td></tr>
<tr class="memdesc:gaaf5fff9b12451a428e6a8b731438a58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock mode (clock polarity and phase). <br /></td></tr>
<tr class="separator:gaaf5fff9b12451a428e6a8b731438a58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c15922b5a37de9fb125167389f8a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5c15922b5a37de9fb125167389f8a0c"></a>
typedef enum <a class="el" href="group__SPIDRV.html#gaec2cac185e42ded3da0d3e2d5cd56226">SPIDRV_CsControl</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gab5c15922b5a37de9fb125167389f8a0c">SPIDRV_CsControl_t</a></td></tr>
<tr class="memdesc:gab5c15922b5a37de9fb125167389f8a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master chip select (CS) control scheme. <br /></td></tr>
<tr class="separator:gab5c15922b5a37de9fb125167389f8a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1712c7c02c2978d0452fc79be56172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e1712c7c02c2978d0452fc79be56172"></a>
typedef enum <a class="el" href="group__SPIDRV.html#ga5e653c9b53ec8c873a24192257bd8312">SPIDRV_SlaveStart</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga6e1712c7c02c2978d0452fc79be56172">SPIDRV_SlaveStart_t</a></td></tr>
<tr class="memdesc:ga6e1712c7c02c2978d0452fc79be56172"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI slave transfer start scheme. <br /></td></tr>
<tr class="separator:ga6e1712c7c02c2978d0452fc79be56172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350f047a931c290e22c6626e05185f30"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a>) (struct <a class="el" href="structSPIDRV__HandleData.html">SPIDRV_HandleData</a> *handle, <a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a> transferStatus, int itemsTransferred)</td></tr>
<tr class="memdesc:ga350f047a931c290e22c6626e05185f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIDRV transfer completion callback function.  <a href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">More...</a><br /></td></tr>
<tr class="separator:ga350f047a931c290e22c6626e05185f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649219adba5376ae8cab4f939d776136"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structSPIDRV__Init.html">SPIDRV_Init</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga649219adba5376ae8cab4f939d776136">SPIDRV_Init_t</a></td></tr>
<tr class="separator:ga649219adba5376ae8cab4f939d776136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205a4cacfb7153b67e54cce5e5144485"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structSPIDRV__HandleData.html">SPIDRV_HandleData</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga205a4cacfb7153b67e54cce5e5144485">SPIDRV_HandleData_t</a></td></tr>
<tr class="separator:ga205a4cacfb7153b67e54cce5e5144485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b4d4c1c192566db0b9080a5c06eb60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2b4d4c1c192566db0b9080a5c06eb60"></a>
typedef <a class="el" href="group__SPIDRV.html#ga205a4cacfb7153b67e54cce5e5144485">SPIDRV_HandleData_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a></td></tr>
<tr class="memdesc:gaa2b4d4c1c192566db0b9080a5c06eb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI driver instance handle. <br /></td></tr>
<tr class="separator:gaa2b4d4c1c192566db0b9080a5c06eb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad47b70bb6c11a6a2842f7dc8dab31824"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gad47b70bb6c11a6a2842f7dc8dab31824">SPIDRV_Type</a> { <br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggad47b70bb6c11a6a2842f7dc8dab31824af6a83e2d1d37a22bc9ba51fd82639ca1">spidrvMaster</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggad47b70bb6c11a6a2842f7dc8dab31824a95838f0a3dc0a41cd9f8666007153382">spidrvSlave</a> = 1
<br />
 }<tr class="memdesc:gad47b70bb6c11a6a2842f7dc8dab31824"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI driver instance type.  <a href="group__SPIDRV.html#gad47b70bb6c11a6a2842f7dc8dab31824">More...</a><br /></td></tr>
<tr class="separator:gad47b70bb6c11a6a2842f7dc8dab31824"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga25c5e9421435cbb3cdd8e7da486426dd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga25c5e9421435cbb3cdd8e7da486426dd">SPIDRV_BitOrder</a> { <br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#gga25c5e9421435cbb3cdd8e7da486426ddad5e81b8d0ea9e47ce1b0e8e07d7fefcb">spidrvBitOrderLsbFirst</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#gga25c5e9421435cbb3cdd8e7da486426dda39e35dc40973c0bd86a3bf5773e62ee0">spidrvBitOrderMsbFirst</a> = 1
<br />
 }<tr class="memdesc:ga25c5e9421435cbb3cdd8e7da486426dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI bus bit order.  <a href="group__SPIDRV.html#ga25c5e9421435cbb3cdd8e7da486426dd">More...</a><br /></td></tr>
<tr class="separator:ga25c5e9421435cbb3cdd8e7da486426dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa1b4721388b623f0242d0cadd4a3b3ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaa1b4721388b623f0242d0cadd4a3b3ef">SPIDRV_ClockMode</a> { <br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaa1b4721388b623f0242d0cadd4a3b3efa27310f7f1b98461cf85ba709cd0fe41a">spidrvClockMode0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaa1b4721388b623f0242d0cadd4a3b3efab6543e2ed572e0f6355e400e3180cd72">spidrvClockMode1</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaa1b4721388b623f0242d0cadd4a3b3efa8703b40ce81f04a02bd6d373d614629d">spidrvClockMode2</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaa1b4721388b623f0242d0cadd4a3b3efa645525db817610d91a47d87068c3bcf9">spidrvClockMode3</a> = 3
<br />
 }<tr class="memdesc:gaa1b4721388b623f0242d0cadd4a3b3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock mode (clock polarity and phase).  <a href="group__SPIDRV.html#gaa1b4721388b623f0242d0cadd4a3b3ef">More...</a><br /></td></tr>
<tr class="separator:gaa1b4721388b623f0242d0cadd4a3b3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaec2cac185e42ded3da0d3e2d5cd56226"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaec2cac185e42ded3da0d3e2d5cd56226">SPIDRV_CsControl</a> { <br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaec2cac185e42ded3da0d3e2d5cd56226a904c7b0aced12d590e14d068c9b3f7a1">spidrvCsControlAuto</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#ggaec2cac185e42ded3da0d3e2d5cd56226a287d46881f1c2a94361a865fe75d9fa0">spidrvCsControlApplication</a> = 1
<br />
 }<tr class="memdesc:gaec2cac185e42ded3da0d3e2d5cd56226"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master chip select (CS) control scheme.  <a href="group__SPIDRV.html#gaec2cac185e42ded3da0d3e2d5cd56226">More...</a><br /></td></tr>
<tr class="separator:gaec2cac185e42ded3da0d3e2d5cd56226"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga5e653c9b53ec8c873a24192257bd8312"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga5e653c9b53ec8c873a24192257bd8312">SPIDRV_SlaveStart</a> { <br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#gga5e653c9b53ec8c873a24192257bd8312a5cd731dca4929ff3ec6ad62006b7bca8">spidrvSlaveStartImmediate</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__SPIDRV.html#gga5e653c9b53ec8c873a24192257bd8312ad616a0af127eb0682af8f60e9954289a">spidrvSlaveStartDelayed</a> = 1
<br />
 }<tr class="memdesc:ga5e653c9b53ec8c873a24192257bd8312"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI slave transfer start scheme.  <a href="group__SPIDRV.html#ga5e653c9b53ec8c873a24192257bd8312">More...</a><br /></td></tr>
<tr class="separator:ga5e653c9b53ec8c873a24192257bd8312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga071d128b28b8acff08396fb090b8025a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga071d128b28b8acff08396fb090b8025a">SPIDRV_AbortTransfer</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle)</td></tr>
<tr class="memdesc:ga071d128b28b8acff08396fb090b8025a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort an ongoing SPI transfer.  <a href="group__SPIDRV.html#ga071d128b28b8acff08396fb090b8025a">More...</a><br /></td></tr>
<tr class="separator:ga071d128b28b8acff08396fb090b8025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bebced0f8f5b3a3ac582916e4b13460"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga1bebced0f8f5b3a3ac582916e4b13460">SPIDRV_DeInit</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle)</td></tr>
<tr class="memdesc:ga1bebced0f8f5b3a3ac582916e4b13460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialize a SPI driver instance.  <a href="group__SPIDRV.html#ga1bebced0f8f5b3a3ac582916e4b13460">More...</a><br /></td></tr>
<tr class="separator:ga1bebced0f8f5b3a3ac582916e4b13460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3613b7cfbd6f3584a957c757934841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga9b3613b7cfbd6f3584a957c757934841">SPIDRV_GetBitrate</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, uint32_t *bitRate)</td></tr>
<tr class="memdesc:ga9b3613b7cfbd6f3584a957c757934841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current SPI bus bitrate.  <a href="group__SPIDRV.html#ga9b3613b7cfbd6f3584a957c757934841">More...</a><br /></td></tr>
<tr class="separator:ga9b3613b7cfbd6f3584a957c757934841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08075cb727e683585eeace6de71fcc80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga08075cb727e683585eeace6de71fcc80">SPIDRV_GetFramelength</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, uint32_t *frameLength)</td></tr>
<tr class="memdesc:ga08075cb727e683585eeace6de71fcc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current SPI framelength.  <a href="group__SPIDRV.html#ga08075cb727e683585eeace6de71fcc80">More...</a><br /></td></tr>
<tr class="separator:ga08075cb727e683585eeace6de71fcc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d440db45246649580c6c5b08eb332da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga7d440db45246649580c6c5b08eb332da">SPIDRV_GetTransferStatus</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, int *itemsTransferred, int *itemsRemaining)</td></tr>
<tr class="memdesc:ga7d440db45246649580c6c5b08eb332da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of a SPI transfer.  <a href="group__SPIDRV.html#ga7d440db45246649580c6c5b08eb332da">More...</a><br /></td></tr>
<tr class="separator:ga7d440db45246649580c6c5b08eb332da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1bf2b297eca13e7e46cbbcb66202239"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gae1bf2b297eca13e7e46cbbcb66202239">SPIDRV_Init</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, <a class="el" href="group__SPIDRV.html#ga649219adba5376ae8cab4f939d776136">SPIDRV_Init_t</a> *initData)</td></tr>
<tr class="memdesc:gae1bf2b297eca13e7e46cbbcb66202239"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize a SPI driver instance.  <a href="group__SPIDRV.html#gae1bf2b297eca13e7e46cbbcb66202239">More...</a><br /></td></tr>
<tr class="separator:gae1bf2b297eca13e7e46cbbcb66202239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791215fe6c21c8630d8acd45dd02491c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga791215fe6c21c8630d8acd45dd02491c">SPIDRV_MReceive</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, void *buffer, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback)</td></tr>
<tr class="memdesc:ga791215fe6c21c8630d8acd45dd02491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master receive transfer.  <a href="group__SPIDRV.html#ga791215fe6c21c8630d8acd45dd02491c">More...</a><br /></td></tr>
<tr class="separator:ga791215fe6c21c8630d8acd45dd02491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace57de2fe713e7eed216c8f4d00e19b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gace57de2fe713e7eed216c8f4d00e19b8">SPIDRV_MReceiveB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, void *buffer, int count)</td></tr>
<tr class="memdesc:gace57de2fe713e7eed216c8f4d00e19b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master blocking receive transfer.  <a href="group__SPIDRV.html#gace57de2fe713e7eed216c8f4d00e19b8">More...</a><br /></td></tr>
<tr class="separator:gace57de2fe713e7eed216c8f4d00e19b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783d2e10fd457bdb7b214f59238c3deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga783d2e10fd457bdb7b214f59238c3deb">SPIDRV_MTransfer</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *txBuffer, void *<a class="el" href="group__RetargetIo.html#ga1f76982f95d8c7b6336003b274ec752f">rxBuffer</a>, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback)</td></tr>
<tr class="memdesc:ga783d2e10fd457bdb7b214f59238c3deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master transfer.  <a href="group__SPIDRV.html#ga783d2e10fd457bdb7b214f59238c3deb">More...</a><br /></td></tr>
<tr class="separator:ga783d2e10fd457bdb7b214f59238c3deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897032e6a00ff40e476f1f3dadc55ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gac897032e6a00ff40e476f1f3dadc55ba">SPIDRV_MTransferB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *txBuffer, void *<a class="el" href="group__RetargetIo.html#ga1f76982f95d8c7b6336003b274ec752f">rxBuffer</a>, int count)</td></tr>
<tr class="memdesc:gac897032e6a00ff40e476f1f3dadc55ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master blocking transfer.  <a href="group__SPIDRV.html#gac897032e6a00ff40e476f1f3dadc55ba">More...</a><br /></td></tr>
<tr class="separator:gac897032e6a00ff40e476f1f3dadc55ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea943a66137078855a6511a75fb27437"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaea943a66137078855a6511a75fb27437">SPIDRV_MTransferSingleItemB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, uint32_t txValue, void *rxValue)</td></tr>
<tr class="memdesc:gaea943a66137078855a6511a75fb27437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master blocking single item (frame) transfer.  <a href="group__SPIDRV.html#gaea943a66137078855a6511a75fb27437">More...</a><br /></td></tr>
<tr class="separator:gaea943a66137078855a6511a75fb27437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fb3ab707b29dbb8efaad5523e162b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga29fb3ab707b29dbb8efaad5523e162b3">SPIDRV_MTransmit</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *buffer, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback)</td></tr>
<tr class="memdesc:ga29fb3ab707b29dbb8efaad5523e162b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master transmit transfer.  <a href="group__SPIDRV.html#ga29fb3ab707b29dbb8efaad5523e162b3">More...</a><br /></td></tr>
<tr class="separator:ga29fb3ab707b29dbb8efaad5523e162b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53f10ccb89d8ae2c5c397db7cb87a9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaf53f10ccb89d8ae2c5c397db7cb87a9e">SPIDRV_MTransmitB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *buffer, int count)</td></tr>
<tr class="memdesc:gaf53f10ccb89d8ae2c5c397db7cb87a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI master blocking transmit transfer.  <a href="group__SPIDRV.html#gaf53f10ccb89d8ae2c5c397db7cb87a9e">More...</a><br /></td></tr>
<tr class="separator:gaf53f10ccb89d8ae2c5c397db7cb87a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e2f999eb2ef0fd16df41339e6dc84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga3e6e2f999eb2ef0fd16df41339e6dc84">SPIDRV_SetBitrate</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, uint32_t bitRate)</td></tr>
<tr class="memdesc:ga3e6e2f999eb2ef0fd16df41339e6dc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI bus bitrate.  <a href="group__SPIDRV.html#ga3e6e2f999eb2ef0fd16df41339e6dc84">More...</a><br /></td></tr>
<tr class="separator:ga3e6e2f999eb2ef0fd16df41339e6dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ce984fad9b30b3e8e860b6ada5b77a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga54ce984fad9b30b3e8e860b6ada5b77a">SPIDRV_SetFramelength</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, uint32_t frameLength)</td></tr>
<tr class="memdesc:ga54ce984fad9b30b3e8e860b6ada5b77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI framelength.  <a href="group__SPIDRV.html#ga54ce984fad9b30b3e8e860b6ada5b77a">More...</a><br /></td></tr>
<tr class="separator:ga54ce984fad9b30b3e8e860b6ada5b77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a1d07a7cfa1b461231b81ee9bd7208"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaa4a1d07a7cfa1b461231b81ee9bd7208">SPIDRV_SReceive</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, void *buffer, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback, int timeoutMs)</td></tr>
<tr class="memdesc:gaa4a1d07a7cfa1b461231b81ee9bd7208"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave receive transfer.  <a href="group__SPIDRV.html#gaa4a1d07a7cfa1b461231b81ee9bd7208">More...</a><br /></td></tr>
<tr class="separator:gaa4a1d07a7cfa1b461231b81ee9bd7208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf21de6f56b73897137afe66c8a55fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gaacf21de6f56b73897137afe66c8a55fc">SPIDRV_SReceiveB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, void *buffer, int count, int timeoutMs)</td></tr>
<tr class="memdesc:gaacf21de6f56b73897137afe66c8a55fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave blocking receive transfer.  <a href="group__SPIDRV.html#gaacf21de6f56b73897137afe66c8a55fc">More...</a><br /></td></tr>
<tr class="separator:gaacf21de6f56b73897137afe66c8a55fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0e6cefe8389131f8cda2d3422ca165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga3b0e6cefe8389131f8cda2d3422ca165">SPIDRV_STransfer</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *txBuffer, void *<a class="el" href="group__RetargetIo.html#ga1f76982f95d8c7b6336003b274ec752f">rxBuffer</a>, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback, int timeoutMs)</td></tr>
<tr class="memdesc:ga3b0e6cefe8389131f8cda2d3422ca165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave transfer.  <a href="group__SPIDRV.html#ga3b0e6cefe8389131f8cda2d3422ca165">More...</a><br /></td></tr>
<tr class="separator:ga3b0e6cefe8389131f8cda2d3422ca165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2117731649ff7375202f3db7c7eaea14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga2117731649ff7375202f3db7c7eaea14">SPIDRV_STransferB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *txBuffer, void *<a class="el" href="group__RetargetIo.html#ga1f76982f95d8c7b6336003b274ec752f">rxBuffer</a>, int count, int timeoutMs)</td></tr>
<tr class="memdesc:ga2117731649ff7375202f3db7c7eaea14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave blocking transfer.  <a href="group__SPIDRV.html#ga2117731649ff7375202f3db7c7eaea14">More...</a><br /></td></tr>
<tr class="separator:ga2117731649ff7375202f3db7c7eaea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17e267c072c9fa5424ac0dbb6d162b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#gab17e267c072c9fa5424ac0dbb6d162b4">SPIDRV_STransmit</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *buffer, int count, <a class="el" href="group__SPIDRV.html#ga350f047a931c290e22c6626e05185f30">SPIDRV_Callback_t</a> callback, int timeoutMs)</td></tr>
<tr class="memdesc:gab17e267c072c9fa5424ac0dbb6d162b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave transmit transfer.  <a href="group__SPIDRV.html#gab17e267c072c9fa5424ac0dbb6d162b4">More...</a><br /></td></tr>
<tr class="separator:gab17e267c072c9fa5424ac0dbb6d162b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950e481559e49f805c4c65701f272df5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__EM__Drivers.html#ga7bf5621660c5ba69ac4dd3044173d35c">Ecode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIDRV.html#ga950e481559e49f805c4c65701f272df5">SPIDRV_STransmitB</a> (<a class="el" href="group__SPIDRV.html#gaa2b4d4c1c192566db0b9080a5c06eb60">SPIDRV_Handle_t</a> handle, const void *buffer, int count, int timeoutMs)</td></tr>
<tr class="memdesc:ga950e481559e49f805c4c65701f272df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a SPI slave blocking transmit transfer.  <a href="group__SPIDRV.html#ga950e481559e49f805c4c65701f272df5">More...</a><br /></td></tr>
<tr class="separator:ga950e481559e49f805c4c65701f272df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section version"><dt>Version</dt><dd>4.2.0</dd></dl>
<h1><a class="anchor" id="License"></a>
License</h1>
<p><b>(C) Copyright 2014 Silicon Labs, <a href="http://www.silabs.com">http://www.silabs.com</a></b></p>
<p>This file is licensed under the Silabs License Agreement. See the file "Silabs_License_Agreement.txt" for details. Before using this software for any purpose, you must agree to the terms of that agreement. </p>

<p>Definition in file <a class="el" href="spidrv_8h_source.html">spidrv.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_869e36f48abce443fd96f9229da795d0.html">emdrv</a></li><li class="navelem"><a class="el" href="dir_70c688d7e8dd20a37480d2e156d0edc4.html">spidrv</a></li><li class="navelem"><a class="el" href="dir_feb933d6e3486ae52de8643e3e9c2703.html">inc</a></li><li class="navelem"><a class="el" href="spidrv_8h.html">spidrv.h</a></li>
    <li class="footer">Generated on Tue Nov 10 2015 12:22:03 for EFM32 Pearl Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
