
---------- Begin Simulation Statistics ----------
final_tick                               1296441182000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702252                       # Number of bytes of host memory used
host_op_rate                                   109593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13146.80                       # Real time elapsed on the host
host_tick_rate                               98612686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436591329                       # Number of instructions simulated
sim_ops                                    1440795084                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.296441                       # Number of seconds simulated
sim_ticks                                1296441182000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.547825                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178275058                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203631624                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13472184                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275577079                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21791590                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23211295                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1419705                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348718747                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194875                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8806921                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545613                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34211361                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67580348                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549607                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653178                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2419980857                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544902                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.289633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1775614671     73.37%     73.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    377775935     15.61%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     99407523      4.11%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93244968      3.85%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23438706      0.97%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7402179      0.31%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4327912      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4557602      0.19%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34211361      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2419980857                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143366                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921373                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171086                       # Number of loads committed
system.cpu0.commit.membars                    4203726                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203732      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062422     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271359     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183994     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653178                       # Class of committed instruction
system.cpu0.commit.refs                     558455381                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549607                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653178                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.962208                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.962208                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            492393870                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4722957                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177334453                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1407135688                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               970967036                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                955575688                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8821390                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12616817                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6522880                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348718747                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                252940546                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1470767292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3295047                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1428984817                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          119                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26973328                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134987                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950026689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         200066648                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553153                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2434280864                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587890                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1430016339     58.74%     58.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               743168358     30.53%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               132797593      5.46%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               107011428      4.40%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13671244      0.56%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3301972      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  105234      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204872      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3824      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2434280864                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      149063065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8937340                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336151956                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530151                       # Inst execution rate
system.cpu0.iew.exec_refs                   585565387                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 156100304                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              375906150                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430029459                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106199                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2223374                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158563158                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1386171170                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            429465083                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10014698                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1369561707                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1935054                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16402392                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8821390                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20727430                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       299742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20539599                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34016                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14293                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4623587                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24858373                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5278863                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14293                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       773897                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8163443                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                582921153                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1357550021                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.898062                       # average fanout of values written-back
system.cpu0.iew.wb_producers                523499291                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525501                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1357676990                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1680689811                       # number of integer regfile reads
system.cpu0.int_regfile_writes              875236929                       # number of integer regfile writes
system.cpu0.ipc                              0.509630                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509630                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205635      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            771337574     55.91%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833604      0.86%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100418      0.15%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434303752     31.48%     88.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155795372     11.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1379576406                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3528083                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002557                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 727608     20.62%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2226213     63.10%     83.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               574260     16.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378898801                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5197236560                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1357549970                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1453702439                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1379861083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1379576406                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310087                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67517988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           274906                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           345                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29624529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2434280864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566729                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.810995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1432176922     58.83%     58.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          711564220     29.23%     88.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          227971740      9.37%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46046479      1.89%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12268636      0.50%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1821331      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1574249      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             555720      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             301567      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2434280864                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534027                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19051647                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1951002                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430029459                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158563158                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2583343929                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9543077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              412907521                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196820                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14914033                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               983214464                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29688300                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18109                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715207144                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1396295501                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          905311795                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                948501016                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35564757                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8821390                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             80678581                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60114970                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715207100                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        157892                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5860                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32177144                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5811                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3771978842                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2786807467                       # The number of ROB writes
system.cpu0.timesIdled                       31132287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.010845                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21029286                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23363058                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2815546                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31119835                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1079472                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1101815                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           22343                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35843725                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48719                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2002796                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114735                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4295017                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18589566                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120041722                       # Number of instructions committed
system.cpu1.commit.committedOps             122141906                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489243175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249655                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.015333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    440314149     90.00%     90.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24187076      4.94%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8642785      1.77%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6998755      1.43%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1587748      0.32%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       729824      0.15%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2102000      0.43%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       385821      0.08%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4295017      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489243175                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797351                       # Number of function calls committed.
system.cpu1.commit.int_insts                116579418                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172188                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76651851     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272189     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017590      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122141906                       # Class of committed instruction
system.cpu1.commit.refs                      41289791                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120041722                       # Number of Instructions Simulated
system.cpu1.committedOps                    122141906                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.108691                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.108691                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            393878709                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               864342                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20102631                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147419355                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26918485                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64707328                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2004643                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2073702                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5420402                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35843725                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23655078                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464571082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               194836                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152555849                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5634786                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072674                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25541079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22108758                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309309                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         492929567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313749                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745066                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395039488     80.14%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62143053     12.61%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19483548      3.95%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12651783      2.57%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2532958      0.51%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1014380      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63521      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     694      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           492929567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         284822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2125082                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30858933                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274280                       # Inst execution rate
system.cpu1.iew.exec_refs                    46330675                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11520454                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321449327                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35270205                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100631                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1714068                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11912678                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140684125                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34810221                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1984590                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135278610                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1968410                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12774067                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2004643                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17068594                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       186763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1093863                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29857                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2431                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15484                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5098017                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       795075                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2431                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545617                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1579465                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78730033                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133425860                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834158                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65673269                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270523                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133502420                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171355201                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90053641                       # number of integer regfile writes
system.cpu1.ipc                              0.243386                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243386                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200235      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86156904     62.77%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37420074     27.26%     93.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9485840      6.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137263200                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3184416                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 774686     24.33%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1867928     58.66%     82.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               541800     17.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136247367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         770906402                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133425848                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159228220                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134383277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137263200                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300848                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18542218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           266045                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           158                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7681572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    492929567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278464                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          411080101     83.40%     83.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50726330     10.29%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18524794      3.76%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5891914      1.20%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4094542      0.83%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1021524      0.21%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             983588      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             429968      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             176806      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      492929567                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278303                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13598416                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1257338                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35270205                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11912678                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       493214389                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2099663269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              353717413                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81673732                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14416610                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30588852                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4363878                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                30613                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183528157                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144696127                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97690534                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65238888                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21999947                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2004643                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41349189                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16016802                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183528145                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30582                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29080230                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   625679422                       # The number of ROB reads
system.cpu1.rob.rob_writes                  285158286                       # The number of ROB writes
system.cpu1.timesIdled                          16339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9190324                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2000906                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11986041                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              41019                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2177799                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12014951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23995421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       474720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35564                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69728547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6559393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139522391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6594957                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8586014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3819052                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8161292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3428214                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3428212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8586014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           250                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36009645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36009645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1013329792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1013329792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12015075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12015075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12015075                       # Request fanout histogram
system.membus.respLayer1.occupancy        62655915297                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41753359952                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       954308200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   942705315.254295                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       283000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2151212000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1291669641000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4771541000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    216307545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       216307545                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    216307545                       # number of overall hits
system.cpu0.icache.overall_hits::total      216307545                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36633001                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36633001                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36633001                       # number of overall misses
system.cpu0.icache.overall_misses::total     36633001                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 477056964998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 477056964998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 477056964998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 477056964998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    252940546                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    252940546                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    252940546                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    252940546                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144829                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144829                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144829                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144829                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13022.601260                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13022.601260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13022.601260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13022.601260                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1790                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34738688                       # number of writebacks
system.cpu0.icache.writebacks::total         34738688                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1894279                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1894279                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1894279                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1894279                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34738722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34738722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34738722                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34738722                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424788699999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424788699999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424788699999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424788699999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.137339                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.137339                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.137339                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.137339                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12228.103843                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.103843                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12228.103843                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.103843                       # average overall mshr miss latency
system.cpu0.icache.replacements              34738688                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    216307545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      216307545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36633001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36633001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 477056964998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 477056964998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    252940546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    252940546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144829                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144829                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13022.601260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13022.601260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1894279                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1894279                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34738722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34738722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424788699999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424788699999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.137339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.137339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12228.103843                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.103843                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          251046050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34738688                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.226699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        540619812                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       540619812                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498804404                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498804404                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498804404                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498804404                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55692289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55692289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55692289                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55692289                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1975609508134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1975609508134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1975609508134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1975609508134                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554496693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554496693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554496693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554496693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100438                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35473.663295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35473.663295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35473.663295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35473.663295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22008779                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       507978                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           335738                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5559                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.553435                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.379385                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32048505                       # number of writebacks
system.cpu0.dcache.writebacks::total         32048505                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24555187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24555187                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24555187                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24555187                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31137102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31137102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31137102                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31137102                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 655296343207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 655296343207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 655296343207                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 655296343207                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056154                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056154                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056154                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056154                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21045.514872                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21045.514872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21045.514872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21045.514872                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32048505                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358841005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358841005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44475539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44475539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1180080040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1180080040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403316544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403316544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26533.237529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26533.237529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17095827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17095827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27379712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27379712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 480671282500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 480671282500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067886                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067886                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17555.746478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17555.746478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139963399                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139963399                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11216750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11216750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 795529467634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 795529467634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074195                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074195                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70923.348353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70923.348353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7459360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7459360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3757390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3757390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 174625060707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 174625060707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46475.095933                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46475.095933                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10219500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10219500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451318                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5741.292135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5741.292135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1009000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1009000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004564                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004564                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       665500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       665500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4466.442953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4466.442953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       516500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       516500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038561                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038561                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3466.442953                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3466.442953                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912229                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912229                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92509236500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92509236500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434337                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434337                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101410.102617                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101410.102617                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912229                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912229                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91597007500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91597007500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434337                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434337                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100410.102617                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100410.102617                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999414                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          532045239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32049098                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.600943                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1145258694                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1145258694                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34657858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28573216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              650618                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63908414                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34657858                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28573216                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26722                       # number of overall hits
system.l2.overall_hits::.cpu1.data             650618                       # number of overall hits
system.l2.overall_hits::total                63908414                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3474580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2292143                       # number of demand (read+write) misses
system.l2.demand_misses::total                5849536                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80861                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3474580                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1952                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2292143                       # number of overall misses
system.l2.overall_misses::total               5849536                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6921799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 375790150312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    175626499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 253969126483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     636856702294                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6921799000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 375790150312                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    175626499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 253969126483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    636856702294                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34738719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32047796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2942761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69757950                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34738719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32047796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2942761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69757950                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.068076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.778909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.068076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.778909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85601.204536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108154.122315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89972.591701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110799.861301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108873.028954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85601.204536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108154.122315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89972.591701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110799.861301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108873.028954                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             248152                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7266                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.152491                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6008300                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3819052                       # number of writebacks
system.l2.writebacks::total                   3819052                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         136128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148717                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        136128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148717                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        80852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3338452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2279592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5700819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        80852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3338452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2279592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6353608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12054427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6112908003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 332713510662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155101999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230223280030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 569204800694                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6112908003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 332713510662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155101999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230223280030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 615979504398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1185184305092                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.104171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.067064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.774644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.104171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.067064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.774644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75606.144598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99661.013746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80656.265731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100993.195287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99846.145035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75606.144598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99661.013746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80656.265731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100993.195287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96949.560690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98319.422822                       # average overall mshr miss latency
system.l2.replacements                       18493481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7855656                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7855656                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7855656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7855656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61463323                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61463323                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61463323                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61463323                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6353608                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6353608                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 615979504398                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 615979504398                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96949.560690                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96949.560690                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4515.151515                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3094.827586                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       491000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1152500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19640                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19870.689655                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2610706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           229502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2840208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2058578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3519123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225047670952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162810748245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  387858419197                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4669284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6359331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.440877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.553379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109321.906166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111472.599780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110214.510603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10277                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92276                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1976579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1450268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3426847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 198573864561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147492256276                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346066120837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.423315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.858123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.538869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100463.409032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101700.000466                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100986.744035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34657858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34684580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6921799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    175626499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7097425499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34738719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34767393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.068076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85601.204536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89972.591701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85704.243283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        80852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82775                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6112908003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155101999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6268010002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.067064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75606.144598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80656.265731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75723.467255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25962510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       421116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26383626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1416002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       831598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2247600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 150742479360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91158378238                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 241900857598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27378512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1252714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28631226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.051719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.663837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106456.402858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109618.323082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107626.293646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56403                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1361873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       829324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2191197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 134139646101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82731023754                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 216870669855                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.662022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98496.442841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99757.180250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98973.606597                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                62                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          260                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             317                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3597464                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       456493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4053957                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           379                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.852459                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.770270                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.836412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13836.400000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8008.649123                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12788.507886                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          203                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          250                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4067985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       961494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5029479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.665574                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.635135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.659631                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20039.334975                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20457.319149                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20117.916000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   145129522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18493610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.847550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.864516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.774072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.004391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.079362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.659589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.618001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.074595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1131112786                       # Number of tag accesses
system.l2.tags.data_accesses               1131112786                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5174464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     213745408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     145904768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    403962752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          768910464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5174464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5297536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244419328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244419328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          80851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3339772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2279762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6311918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12014226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3819052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3819052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3991283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        164870887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            94931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112542528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    311593582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             593093211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3991283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        94931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4086214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188530981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188530981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188530981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3991283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       164870887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           94931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112542528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    311593582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            781624192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     80850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3234424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2264769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6311588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005722842252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21651520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12014226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3819052                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12014226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3819052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 120672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92716                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            610168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            618994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            619154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            715810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2420574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            714749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            637381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            618936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            609595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            663074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           614436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           610010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           607737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           609777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           607706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           615453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232991                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 525774183792                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59467770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            748778321292                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44206.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62956.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8077470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1719406                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12014226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3819052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3050807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1930182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  932741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  848066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  688726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  564194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  499265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  463795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  419043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  381560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 399787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 681919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 344965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 228757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 185758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 139718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  90764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 234034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5822980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.676518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.698075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.086276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4107293     70.54%     70.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       939404     16.13%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93583      1.61%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66789      1.15%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71889      1.23%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        71239      1.22%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54769      0.94%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50099      0.86%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       367915      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5822980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.927341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.424697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    487.844010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229037    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202203     88.28%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2860      1.25%     89.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16657      7.27%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5007      2.19%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1549      0.68%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              487      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              173      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              761187456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7723008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238484288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               768910464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244419328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    593.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1296441087000                       # Total gap between requests
system.mem_ctrls.avgGap                      81880.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5174400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    207003136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    144945216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    403941632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238484288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3991233.903891831636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 159670287.301934868097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 94930.646842102564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 111802384.876724794507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 311577291.440900862217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183953033.358670353889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        80851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3339772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2279762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6311918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3819052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2768031159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 195027303628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74746330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 135787512875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 415120727300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31363235276324                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34236.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58395.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38869.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59562.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65767.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8212309.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20032012560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10647240615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35255806320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9767737080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102339403920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     283794554880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     258848525760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       720685281135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.895085                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 669094171216                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43290780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 584056230784                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21544171740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11450968485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49664169240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9683637660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102339403920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     439546117230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127689315360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       761917783635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.699461                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 326131997948                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43290780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 927018404052                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12063057919.540230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60507715657.917168                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498821914500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246955143000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1049486039000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23623154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23623154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23623154                       # number of overall hits
system.cpu1.icache.overall_hits::total       23623154                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31924                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31924                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31924                       # number of overall misses
system.cpu1.icache.overall_misses::total        31924                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    580261000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    580261000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    580261000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    580261000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23655078                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23655078                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23655078                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23655078                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001350                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001350                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001350                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001350                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18176.325022                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18176.325022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18176.325022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18176.325022                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28642                       # number of writebacks
system.cpu1.icache.writebacks::total            28642                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3250                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3250                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3250                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3250                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28674                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28674                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    516192000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    516192000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    516192000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    516192000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18002.092488                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18002.092488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18002.092488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18002.092488                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28642                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23623154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23623154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    580261000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    580261000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23655078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23655078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001350                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001350                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18176.325022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18176.325022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3250                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3250                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    516192000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    516192000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18002.092488                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18002.092488                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.221448                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22902238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28642                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           799.603310                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348093500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.221448                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975670                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975670                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47338830                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47338830                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31389650                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31389650                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31389650                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31389650                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10598473                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10598473                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10598473                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10598473                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 976721171756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 976721171756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 976721171756                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 976721171756                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41988123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41988123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41988123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41988123                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.252416                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.252416                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.252416                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.252416                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92156.782563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92156.782563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92156.782563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92156.782563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13579208                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       361287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           194408                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4650                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.849019                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.696129                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2942801                       # number of writebacks
system.cpu1.dcache.writebacks::total          2942801                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8427950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8427950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8427950                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8427950                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2170523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2170523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2170523                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2170523                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 191704626063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 191704626063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 191704626063                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 191704626063                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051694                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88321.858862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88321.858862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88321.858862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88321.858862                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2942801                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26839499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26839499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6131476                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6131476                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 453411817500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 453411817500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32970975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32970975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.185966                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.185966                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73948.233264                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73948.233264                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4878260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4878260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1253216                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1253216                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98745990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98745990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78794.071014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78794.071014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4550151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4550151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4466997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4466997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 523309354256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 523309354256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117150.146789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117150.146789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3549690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3549690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       917307                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       917307                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92958635563                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92958635563                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101729                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101729                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101338.630974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101338.630974                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7715500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7715500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.353306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.353306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45119.883041                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45119.883041                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78644.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78644.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       681000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       681000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246696                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246696                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6080.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6080.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5144.144144                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5144.144144                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76902983500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76902983500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99450.629011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99450.629011                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76129705500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76129705500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98450.629011                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98450.629011                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.777730                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35659138                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2943685                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.113775                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348105000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.777730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91121841                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91121841                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1296441182000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63399736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11674708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61902979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14674429                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11754727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6360125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6360125                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34767395                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28632342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          379                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104216127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96146142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8829634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209277893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4446553984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4102163200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3668224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376675968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8929061376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30250649                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244541760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100010896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92972456     92.96%     92.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6970294      6.97%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  68146      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100010896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139521226203                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48080799021                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52170101207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4416870997                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          43049423                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2414741650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747760                       # Number of bytes of host memory used
host_op_rate                                   150970                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16374.05                       # Real time elapsed on the host
host_tick_rate                               68297128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457630144                       # Number of instructions simulated
sim_ops                                    2471997301                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.118300                       # Number of seconds simulated
sim_ticks                                1118300468500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.509014                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171496156                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           189479642                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19324845                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        231823994                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17130040                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17438976                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          308936                       # Number of indirect misses.
system.cpu0.branchPred.lookups              316882806                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       274558                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25034                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18648578                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131603818                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18142111                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11635304                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      503962668                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534067099                       # Number of instructions committed
system.cpu0.commit.committedOps             539860345                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2147379439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.251404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.982862                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1914723109     89.17%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    119374633      5.56%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46665800      2.17%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28532380      1.33%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9741926      0.45%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5916593      0.28%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2110794      0.10%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2172093      0.10%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18142111      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2147379439                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14670479                       # Number of function calls committed.
system.cpu0.commit.int_insts                511791216                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124378586                       # Number of loads committed
system.cpu0.commit.membars                    8696201                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8697036      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396446386     73.43%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124403148     23.04%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10207751      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        539860345                       # Class of committed instruction
system.cpu0.commit.refs                     134611437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534067099                       # Number of Instructions Simulated
system.cpu0.committedOps                    539860345                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.180085                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.180085                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1448596415                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               681242                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145843759                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1122868920                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               177335225                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                563323521                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18649888                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               577006                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17255335                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  316882806                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192144599                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1994799028                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3025920                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1293419063                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 472                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4393                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38653192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141944                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211029795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188626196                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579373                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2225160384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.589719                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.964454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1395649569     62.72%     62.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               490204184     22.03%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               272346311     12.24%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32180660      1.45%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8361934      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17396439      0.78%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2821638      0.13%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6176918      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22731      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2225160384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2158                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1376                       # number of floating regfile writes
system.cpu0.idleCycles                        7285724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19803770                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207091820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.398642                       # Inst execution rate
system.cpu0.iew.exec_refs                   223870344                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12003958                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              226004955                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239328074                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5810128                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11256453                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16506222                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1042160595                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211866386                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17816901                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            889947590                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1863398                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             81022443                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18649888                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             83714708                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2011753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          169858                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          519                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11314                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114949488                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6273371                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8980190                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10823580                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652407599                       # num instructions consuming a value
system.cpu0.iew.wb_count                    861758124                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754981                       # average fanout of values written-back
system.cpu0.iew.wb_producers                492555207                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.386015                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     864279995                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1154136152                       # number of integer regfile reads
system.cpu0.int_regfile_writes              653257139                       # number of integer regfile writes
system.cpu0.ipc                              0.239230                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.239230                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8697911      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            668843740     73.68%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32380      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83082      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                868      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                42      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218072639     24.02%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12032459      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             907764490                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4600                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2256                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2599                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2962414                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003263                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1382814     46.68%     46.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    155      0.01%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1540112     51.99%     98.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                39227      1.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             902026672                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4045338777                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    861755868                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1544459283                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1022020246                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                907764490                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20140349                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      502300253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1691598                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8505045                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    233800153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2225160384                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407955                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.906130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1705876285     76.66%     76.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          276899917     12.44%     89.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          162639874      7.31%     96.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42780797      1.92%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18201817      0.82%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11166145      0.50%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5378672      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1402607      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             814270      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2225160384                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.406623                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11629995                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1710202                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239328074                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16506222                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3083                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2232446108                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4156012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              406886237                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399612818                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8946246                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               192438085                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              81468385                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2023404                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1434429100                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1083812109                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          815589220                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                560227574                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9353484                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18649888                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            106881104                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               415976407                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2348                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1434426752                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     940077496                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6170934                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55026753                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6172216                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3173055882                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2166049170                       # The number of ROB writes
system.cpu0.timesIdled                         328585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  409                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.812183                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155727241                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171482763                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16416511                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194361369                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14804065                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14871691                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           67626                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270831123                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       268222                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2378                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15575280                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119676039                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19913595                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8743491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      419261876                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486971716                       # Number of instructions committed
system.cpu1.commit.committedOps             491341872                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1577321743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311504                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1375896638     87.23%     87.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    102103901      6.47%     93.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38632785      2.45%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24121687      1.53%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8670507      0.55%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4421667      0.28%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1418524      0.09%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2142439      0.14%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19913595      1.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1577321743                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12326283                       # Number of function calls committed.
system.cpu1.commit.int_insts                465487086                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113839890                       # Number of loads committed
system.cpu1.commit.membars                    6555952                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6555952      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362846137     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113842268     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8097339      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491341872                       # Class of committed instruction
system.cpu1.commit.refs                     121939607                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486971716                       # Number of Instructions Simulated
system.cpu1.committedOps                    491341872                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.372163                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.372163                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            950522934                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846783                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           135076909                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             982855663                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149269605                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                511911739                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15575687                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               551861                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14315829                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  270831123                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                166067371                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1450192006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2694053                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1113431561                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32833836                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164925                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174986870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170531306                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.678034                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1641595794                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.686187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.968099                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               912428198     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               431494516     26.29%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               250800774     15.28%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22968071      1.40%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5106007      0.31%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12834891      0.78%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1906098      0.12%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4052230      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5009      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1641595794                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         552090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16570951                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185551767                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.485393                       # Inst execution rate
system.cpu1.iew.exec_refs                   199580612                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9520786                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              135444922                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            209986867                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3869145                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12847258                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12695505                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          909059387                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190059826                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15351320                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            797087696                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1563555                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81154177                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15575687                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             83173964                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1893704                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16617                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     96146977                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4595788                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           291                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6958871                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9612080                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                573639371                       # num instructions consuming a value
system.cpu1.iew.wb_count                    771149226                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768525                       # average fanout of values written-back
system.cpu1.iew.wb_producers                440856107                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469598                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     773444211                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1033984375                       # number of integer regfile reads
system.cpu1.int_regfile_writes              585132237                       # number of integer regfile writes
system.cpu1.ipc                              0.296546                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296546                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6556276      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            600904547     73.96%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 124      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           195435520     24.06%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9542453      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             812439016                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3614928                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004449                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2121226     58.68%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1493683     41.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             809497668                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3272000101                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    771149226                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1326777004                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 895190479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                812439016                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13868908                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      417717515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1911347                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5125417                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    177506862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1641595794                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.494908                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.984489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1181034834     71.94%     71.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          241630745     14.72%     86.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148282398      9.03%     95.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37093005      2.26%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15489565      0.94%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10406958      0.63%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5418010      0.33%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1458882      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             781397      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1641595794                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.494742                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9583078                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1576384                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           209986867                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12695505                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    324                       # number of misc regfile reads
system.cpu1.numCycles                      1642147884                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   594216320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              323590171                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365361485                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5882565                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162885108                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72008378                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1698141                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1251725737                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             948226634                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          715113553                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                508315906                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9267248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15575687                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             93470326                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               349752068                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1251725737                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     537758596                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4128411                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45801395                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4131099                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2468010154                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1885877989                       # The number of ROB writes
system.cpu1.timesIdled                           5113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15625345                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3857531                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22261448                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1419                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3087136                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     39317129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      78380850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1092042                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       240040                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31326422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25839846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62654769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26079886                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           38856554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5128593                       # Transaction distribution
system.membus.trans_dist::WritebackClean          148                       # Transaction distribution
system.membus.trans_dist::CleanEvict         33940190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8512                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2013                       # Transaction distribution
system.membus.trans_dist::ReadExReq            444809                       # Transaction distribution
system.membus.trans_dist::ReadExResp           444776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      38856554                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    117682180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              117682180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2843524544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2843524544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1851                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          39311919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                39311919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            39311919                       # Request fanout histogram
system.membus.respLayer1.occupancy       209486217084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106753673940                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        29686300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   40588175.100316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       195500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    188855000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1116222427500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2078041000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    191675288                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       191675288                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    191675288                       # number of overall hits
system.cpu0.icache.overall_hits::total      191675288                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       469311                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        469311                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       469311                       # number of overall misses
system.cpu0.icache.overall_misses::total       469311                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10031252496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10031252496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10031252496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10031252496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192144599                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192144599                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192144599                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192144599                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21374.424414                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21374.424414                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21374.424414                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21374.424414                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.223684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       424634                       # number of writebacks
system.cpu0.icache.writebacks::total           424634                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       424633                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       424633                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       424633                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       424633                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8897069997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8897069997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8897069997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8897069997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002210                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002210                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20952.375338                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20952.375338                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20952.375338                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20952.375338                       # average overall mshr miss latency
system.cpu0.icache.replacements                424634                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    191675288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      191675288                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       469311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       469311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10031252496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10031252496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192144599                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192144599                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21374.424414                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21374.424414                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       424633                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       424633                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8897069997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8897069997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002210                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002210                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20952.375338                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20952.375338                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192100137                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           424666                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           452.355821                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384713832                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384713832                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169393389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169393389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169393389                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169393389                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37133121                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37133121                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37133121                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37133121                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2998595743121                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2998595743121                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2998595743121                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2998595743121                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206526510                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206526510                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206526510                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206526510                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.179798                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179798                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.179798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179798                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80752.591282                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80752.591282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80752.591282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80752.591282                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    163295015                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       399398                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2376228                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6235                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.720264                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.057418                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17745482                       # number of writebacks
system.cpu0.dcache.writebacks::total         17745482                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19388742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19388742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19388742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19388742                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17744379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17744379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17744379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17744379                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1646526892313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1646526892313                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1646526892313                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1646526892313                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085918                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085918                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085918                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92791.463275                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92791.463275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92791.463275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92791.463275                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17745478                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165516520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165516520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33714998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33714998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2735857056500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2735857056500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199231518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199231518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81146.588130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81146.588130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16239674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16239674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17475324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17475324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1622327911000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1622327911000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087714                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087714                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92835.355213                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92835.355213                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3876869                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3876869                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3418123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3418123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 262738686621                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 262738686621                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7294992                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7294992                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.468557                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.468557                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76866.363973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76866.363973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3149068                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3149068                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       269055                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       269055                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  24198981313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  24198981313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036882                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036882                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89940.648986                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89940.648986                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        14038                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14038                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    241927000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    241927000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004791                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004791                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17233.722753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17233.722753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    164255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    164255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22531.550069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22531.550069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911665                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911665                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21695000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21695000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2912822                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2912822                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18751.080380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18751.080380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20563000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20563000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000389                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18149.161518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18149.161518                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    175851000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    175851000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152233                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152233                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46143.007085                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46143.007085                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    172023000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    172023000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.152193                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.152193                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45150.393701                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45150.393701                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996003                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193016169                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17751350                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.873323                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996003                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442540522                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442540522                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              379392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2541313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1564405                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4485700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             379392                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2541313                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                590                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1564405                       # number of overall hits
system.l2.overall_hits::total                 4485700                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45242                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15200566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5053                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11571628                       # number of demand (read+write) misses
system.l2.demand_misses::total               26822489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45242                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15200566                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5053                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11571628                       # number of overall misses
system.l2.overall_misses::total              26822489                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3740200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1584282088042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    441476999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1194897853759                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2783361618800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3740200000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1584282088042                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    441476999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1194897853759                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2783361618800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          424634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17741879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13136033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31308189                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         424634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17741879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13136033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31308189                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.106544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.856762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.895446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.880907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.106544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.856762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.895446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.880907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82670.969453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104225.203722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87369.285375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103260.997827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103769.699330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82670.969453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104225.203722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87369.285375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103260.997827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103769.699330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             219946                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8298                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.505905                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12011896                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5128569                       # number of writebacks
system.l2.writebacks::total                   5128569                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          26554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37488                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         26554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37488                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15174012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11560800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26785001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15174012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11560800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12557397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         39342398                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3287071501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1430980695619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    387720501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1078676315826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2513331803447                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3287071501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1430980695619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    387720501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1078676315826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1216298453930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3729630257377                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.106499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.855265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.880028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.106499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.855265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.880028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.256617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72685.834664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94304.703042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78075.010270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93304.642916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93833.552720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72685.834664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94304.703042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78075.010270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93304.642916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96859.122470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94799.261026                       # average overall mshr miss latency
system.l2.replacements                       65082953                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5574239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5574239                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           25                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             25                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5574264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5574264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           25                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           25                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24690572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24690572                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          148                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            148                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24690720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24690720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          148                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          148                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12557397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12557397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1216298453930                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1216298453930                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96859.122470                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96859.122470                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             511                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             437                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  948                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7712                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     15170500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34833000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8660                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.862856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.911431                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4718.662519                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4372.359351                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4516.727178                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           95                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          169                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             264                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4328                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7448                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     66614499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     94474998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    161089497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.837359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.877179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860046                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21350.800962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21828.788817                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21628.557599                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                170                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          551                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          481                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1032                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2917000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2400500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5317500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          649                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          553                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.848998                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.869801                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.858569                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5294.010889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4990.644491                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5152.616279                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          536                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          468                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1004                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9691000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21054000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.825886                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846293                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.835275                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21199.626866                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20707.264957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20970.119522                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43823                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         232069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         216489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448558                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  23362727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  22087701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45450428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            492381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.858815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.974469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100671.468399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102026.897441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101325.643507                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3849                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       228824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         444709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20921889006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19901200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40823089006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.971750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91432.231785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92184.264771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91797.307916                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        379392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             379982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3740200000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    441476999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4181676999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       424634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         430277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.106544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.895446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.116890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82670.969453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87369.285375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83142.996302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3287071501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    387720501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3674792002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.106499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.880028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.116643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72685.834664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78075.010270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73219.071948                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2503162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1558733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4061895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14968497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11355139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26323636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1560919361042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1172810152759                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2733729513801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17471659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12913872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30385531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.856730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104280.300223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103284.526306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103850.756552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23309                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10224                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14945188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11344915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26290103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1410058806613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1058775115826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2468833922439                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.855396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.878506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94348.683109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93325.962850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93907.350703                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                95                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             113                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2611500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2611500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          208                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           208                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.543269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.543269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23110.619469                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23110.619469                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       610000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       610000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.149038                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.149038                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19677.419355                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19677.419355                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999995                       # Cycle average of tags in use
system.l2.tags.total_refs                    74165916                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  65083194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139556                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.256972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.090195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.671374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.107675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.869972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.457140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.232343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 557749242                       # Number of tag accesses
system.l2.tags.data_accesses                557749242                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2894336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     971151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        317824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     739894080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    801027776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2515285120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2894336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       317824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3212160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328229952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328229952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15174236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11560845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12516059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            39301330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5128593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5128593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2588156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        868416970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           284203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        661623688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    716290298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2249203314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2588156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       284203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2872359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      293507837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293507837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      293507837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2588156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       868416970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          284203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       661623688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    716290298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2542711152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5110623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  15087145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11514333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12496052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000467165750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            66778173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4814053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    39301330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5128741                       # Number of write requests accepted
system.mem_ctrls.readBursts                  39301330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5128741                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 153611                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18118                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2347250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2348870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2322658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2350705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2377577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2699476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2775988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2688434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2485633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2612148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2421009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2328051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2354395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2362611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2341755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2331159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           312907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317895                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1488033921260                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               195738595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2222053652510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38010.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56760.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19715119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3498137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              39301330                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5128741                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8895895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7958002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5638030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3899171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2575206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1780089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1315040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1067827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  907479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  796345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 759978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1336079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 695841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 482671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 393784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 304149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 219386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 117945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  49516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 218727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 299310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 322666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 334893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 335410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 318924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21045092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.593604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.404506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.155798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15530754     73.80%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3386033     16.09%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       592580      2.82%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       310939      1.48%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       210597      1.00%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       148340      0.70%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       124190      0.59%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       117031      0.56%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       624628      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21045092                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.301282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.554160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.494903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        202832     65.44%     65.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        67626     21.82%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        18789      6.06%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        12077      3.90%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         5940      1.92%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1887      0.61%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          548      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          122      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           14      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           25      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.488277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.458777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243404     78.53%     78.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10922      3.52%     82.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34417     11.10%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15313      4.94%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4353      1.40%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1152      0.37%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              304      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2505454016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9831104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327079936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2515285120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328239424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2240.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       292.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2249.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1118300426500                       # Total gap between requests
system.mem_ctrls.avgGap                      25169.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2894272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    965577280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       317824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    736917312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    799747328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327079936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2588098.710074000061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 863432777.860809803009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 284202.688769596978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 658961819.973519921303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 715145303.545046329498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 292479476.860739588737                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15174236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11560845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12516059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5128741                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1419218396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 802334863724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    180826077                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 600085882437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 818032861876                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27382526504065                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31381.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52874.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36412.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51906.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65358.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5339034.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73835875260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39244709790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        137350473540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13153006260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      88277670000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     503861916750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5122608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       860846259600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        769.780827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9115015944                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37342500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1071842952556                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          76426045920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40621414350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        142164240120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13524451020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      88277670000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     505483655670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3756933120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       870254410200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        778.193728                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5533547817                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37342500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1075424420683                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                384                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          193                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1540034313.471503                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3411963727.022260                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          193    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11601432000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            193                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   821073846000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 297226622500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    166061255                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       166061255                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    166061255                       # number of overall hits
system.cpu1.icache.overall_hits::total      166061255                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6116                       # number of overall misses
system.cpu1.icache.overall_misses::total         6116                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    490722500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    490722500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    490722500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    490722500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    166067371                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    166067371                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    166067371                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    166067371                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80235.856769                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80235.856769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80235.856769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80235.856769                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5643                       # number of writebacks
system.cpu1.icache.writebacks::total             5643                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          473                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          473                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5643                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5643                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    456956500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    456956500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    456956500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    456956500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80977.582846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80977.582846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80977.582846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80977.582846                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5643                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    166061255                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      166061255                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    490722500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    490722500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    166067371                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    166067371                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80235.856769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80235.856769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    456956500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    456956500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80977.582846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80977.582846                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          166816488                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29394.975859                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        332140385                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       332140385                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    150496685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       150496685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    150496685                       # number of overall hits
system.cpu1.dcache.overall_hits::total      150496685                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     33826083                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      33826083                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     33826083                       # number of overall misses
system.cpu1.dcache.overall_misses::total     33826083                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2642193257491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2642193257491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2642193257491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2642193257491                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184322768                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184322768                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184322768                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184322768                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183515                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183515                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183515                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78111.120862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78111.120862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78111.120862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78111.120862                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    149351312                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       419874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2125557                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6410                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.264553                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.502964                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13139620                       # number of writebacks
system.cpu1.dcache.writebacks::total         13139620                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     20684470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     20684470                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     20684470                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     20684470                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13141613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13141613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13141613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13141613                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1238252800664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1238252800664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1238252800664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1238252800664                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071297                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94223.806519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94223.806519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94223.806519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94223.806519                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13139617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147865846                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147865846                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     30544420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30544420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2385233572000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2385233572000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    178410266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    178410266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.171203                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.171203                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78090.648701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78090.648701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     17626675                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     17626675                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12917745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12917745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1215743266000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1215743266000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072405                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94114.202285                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94114.202285                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2630839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2630839                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3281663                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3281663                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256959685491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256959685491                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912502                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78301.667627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78301.667627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3057795                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3057795                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223868                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22509534664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22509534664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100548.245680                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100548.245680                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7860                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7860                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    181529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    181529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2185095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2185095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23095.292621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23095.292621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6715                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6715                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    153939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    153939500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22924.720774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22924.720774                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     19058000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19058000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000506                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000506                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17231.464738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17231.464738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1064                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18000000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18000000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000487                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000487                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16917.293233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16917.293233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1874                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1874                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    141076000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    141076000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2378                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2378                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.788057                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.788057                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75280.683031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75280.683031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1874                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1874                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    139202000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    139202000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.788057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.788057                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74280.683031                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74280.683031                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993350                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          168028393                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13144990                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.782695                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993350                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999792                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        390535040                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       390535040                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1118300468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30833588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10702833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25741110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        59954400                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23274230                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9490                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           492757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          492757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        430277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30403311                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          208                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1273902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53248599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39432447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93971877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     54353152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2271191040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       722304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1681641792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4007908288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        88377184                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329391104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        119696130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.229032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92521984     77.30%     77.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26934106     22.50%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 240040      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          119696130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62643341334                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26637745361                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         637126648                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19728822554                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8510907                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
