make[1]: Entering directory '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test'
make[1]: Leaving directory '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test'
make[1]: Entering directory '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test'
/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test/../../test_bench/am/start.S: Assembler messages:
/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test/../../test_bench/am/start.S:8: Warning: no .cprestore pseudo-op used in PIC code

Converts a hex file (.hex) to a Verilog memory initialization file (.v).
Successfully converted 'build/branch.hex' to '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test/../../CPU/InstMem.v'
Successfully converted 'build/branch_data.hex' to '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test/../../CPU/DataMem.v'

Build done.
make[1]: Leaving directory '/home/luyoung/CPU_based_on_MIPS/test_bench/cpu_test'
