INFO: [VRFC 10-2263] Analyzing Verilog file "//d.ethz.ch/users/all/lbrause/Desktop/lab6_files/bad_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bad_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_ALU/Lab5_ALU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "//d.ethz.ch/users/all/lbrause/Desktop/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
