$date
	Tue Aug 23 21:15:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_test $end
$var wire 1 ! F $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module P $end
$var wire 1 ! F $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1$
#200
0$
1#
#300
0!
1$
#400
1!
0$
0#
1"
#500
0!
1$
#600
0$
1#
#700
1!
1$
#800
