# Design: Design fsm_convol already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
# Design: Design "fsm_convol" has been set as active.
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
acom -reorder -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => fsm_convol
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Unknown identifier "dato_sal_sync".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Unknown identifier "dato_sal_syn".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0078: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Unknown identifier "dato_sal_synC".
# Error: COMP96_0133: fsm_convol.asf(fsm_convol.vhd) : (127, 5): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 fsm_convol.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 fsm_convol.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 fsm_convol.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -O3 -e 100 -work fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:\My_Designs\fsm_convol\fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 fsm_convol.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
# Design: Design "fsm_convol" has been set as active.
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 fsm_convol.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Generating "c:\My_Designs\fsm_convol\fsm_convol\compile\fsm_convol.vhd" from "c:/My_Designs/fsm_convol/fsm_convol/src/fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
