Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 15 20:13:23 2020
| Host         : DESKTOP-C5T2IPG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flappy_Wrapper_control_sets_placed.rpt
| Design       : flappy_Wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              54 |           22 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               6 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------+------------------+------------------+----------------+--------------+
|  screenEnd       |                     |                  |                1 |              2 |         2.00 |
|  screenEnd       | Screen/start        | Screen/x_topleft |                6 |              6 |         1.00 |
|  clock_IBUF_BUFG |                     |                  |                8 |             10 |         1.25 |
|  Screen/clk25    |                     | reset_IBUF       |                4 |             10 |         2.50 |
|  Screen/clk25    | Screen/Display/vPos | reset_IBUF       |                4 |             10 |         2.50 |
|  screenEnd       |                     | Screen/x_topleft |                5 |             19 |         3.80 |
|  clock_IBUF_BUFG |                     | reset_IBUF       |                5 |             20 |         4.00 |
|  screenEnd       | Screen/start        |                  |               22 |             54 |         2.45 |
+------------------+---------------------+------------------+------------------+----------------+--------------+


