<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_2_addr_2_write_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:38.240+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.482+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.457+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.455+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.454+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.452+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.450+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.449+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.447+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.445+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T20:35:37.444+0900" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
