// Seed: 1812127587
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output logic id_8
);
  type_14(
      (1), id_6
  );
  tri1 id_9 = id_2;
  assign id_9[1 : 1] = id_4;
  logic id_10;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  input id_8;
  inout id_7;
  output id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_10;
endmodule
