<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Physical-Verification on Physical Design Interview Guide</title>
    <link>http://localhost:1313/categories/physical-verification/</link>
    <description>Recent content in Physical-Verification on Physical Design Interview Guide</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Thu, 21 Aug 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/categories/physical-verification/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>How do you interpret LVS report mismatches?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-interpret-lvs-report/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-interpret-lvs-report/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Incorrect Nets / Connectivity Errors:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;This section details discrepancies in how nets are connected.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Shorts:&lt;/b&gt; When Schematic has more nets but&#xA;layout has less nets, layout has short.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to resolve LEC mismatches? What is non-equivalent point?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-to-resolve-lec-mismatches-what-is/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-to-resolve-lec-mismatches-what-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;LEC (Logical Equivalence Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Compares&#xA;Golden netlist or RTL with netlist at any given point in PnR flow to check&#xA;functionality is same or not.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If high leakage by adding Antenna cell, what to do? Can jogging to upper layers cause new antenna violations? How floating cell addition helps in antenna fixing any disadvantages of it?</title>
      <link>http://localhost:1313/posts/2025-08-21-if-high-leakage-by-adding-antenna-cell/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-if-high-leakage-by-adding-antenna-cell/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;High Leakage from Antenna Cells:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Antenna&#xA;cells typically contain protection diodes connected to the input pins. These&#xA;diodes, even when reverse-biased during normal operation, contribute a small&#xA;amount of junction leakage current. If many antenna cells are added throughout&#xA;the design, this cumulative leakage can become significant, especially in&#xA;low-power designs.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are Physical Verification checks?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-are-physical-verification-checks/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-are-physical-verification-checks/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;DRC (Design Rule Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Verifies that&#xA;the layout geometry adheres to the manufacturing constraints (design rules)&#xA;specified by the foundry for the target technology node. This includes checks&#xA;for minimum width, spacing, area, enclosure, overlap, etc., for all layers&#xA;(metal, poly, diffusion, vias, etc.). Ensures the layout can be physically&#xA;manufactured with acceptable yield.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is a loop violation in DRC fixing?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-loop-violation-in-drc-fixing/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-loop-violation-in-drc-fixing/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;In terms of&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&amp;nbsp;&#xA;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;STA:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;When in timing path, there is output of combo&#xA;logic is used as input in same timing path, it forms, loop causing instability&#xA;and difficulty in modelling timing for that path.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is Antenna Effect? How to solve antenna violations?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-antenna-effect-how-to-solve/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-antenna-effect-how-to-solve/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Antenna&#xA;Effect (Plasma-Induced Gate Oxide Damage):&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; During semiconductor&#xA;manufacturing, plasma etching processes are used to remove material. In these&#xA;processes, charged particles (ions, electrons) bombard the wafer surface. If a&#xA;long metal wire (acting like an &#34;antenna&#34;) connected only to a transistor&#xA;gate is exposed during etching, it can accumulate significant charge from the&#xA;plasma. If this charge builds up enough voltage, it can exceed the breakdown&#xA;voltage of the thin gate oxide layer beneath the transistor gate, causing&#xA;damage (latent defects or immediate breakdown). This damage can lead to&#xA;reliability issues or functional failure. The risk increases with the Increase&#xA;in metal area compared to gate area. Which is called antenna ration.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is DRC (Design Rule Check)? How to fix drcs if in huge numbers?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-drc-design-rule-check-how-to/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-drc-design-rule-check-how-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10pt; line-height: 107%; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;DRC&#xA;(Design Rule Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; checks if the physical layout is as per foundry rules,&#xA;ensure it can be manufactured reliably with acceptable yield.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is LVS and Inputs required? Difference between schematic and layout views? Is it a functional check?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-lvs-and-inputs-required/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-lvs-and-inputs-required/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;LVS (Layout Versus Schematic):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A critical&#xA;physical verification process that compares the electrical circuit extracted&#xA;from the physical layout database (e.g., GDSII, OASIS) against the intended&#xA;circuit described by the source schematic netlist (e.g., SPICE or Verilog&#xA;netlist).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between LVS netlist and PT (Primetime) netlist?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-difference-between-lvs-netlist/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-difference-between-lvs-netlist/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Netlist used for LVS is PG netlist, meaning it&#xA;has all PG related components, physical only cells etc. Netlist used for PT has&#xA;cells required for functionality.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
