
Helios-MBMS-V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007258  08000250  08000250  00001250  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  080074a8  080074a8  000084a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a4  080075a4  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080075a4  080075a4  00009010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080075a4  080075a4  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075a4  080075a4  000085a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075a8  080075a8  000085a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080075ac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bd0  20000010  080075bc  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002be0  080075bc  00009be0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001437a  00000000  00000000  00009046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cfa  00000000  00000000  0001d3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  000200c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d2e  00000000  00000000  00021248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032b71  00000000  00000000  00021f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001490a  00000000  00000000  00054ae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cae1  00000000  00000000  000693f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001a5ed2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004718  00000000  00000000  001a5f58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001aa670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000010 	.word	0x20000010
 800026c:	00000000 	.word	0x00000000
 8000270:	08007490 	.word	0x08007490

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000014 	.word	0x20000014
 800028c:	08007490 	.word	0x08007490

08000290 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */


	canTxQueueHandle = osMessageQueueNew(
 8000294:	4a10      	ldr	r2, [pc, #64]	@ (80002d8 <MX_FREERTOS_Init+0x48>)
 8000296:	214c      	movs	r1, #76	@ 0x4c
 8000298:	2008      	movs	r0, #8
 800029a:	f004 fbf8 	bl	8004a8e <osMessageQueueNew>
 800029e:	4603      	mov	r3, r0
 80002a0:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <MX_FREERTOS_Init+0x4c>)
 80002a2:	6013      	str	r3, [r2, #0]
	    &canTxQueue_attributes // attributes (or NULL)
	);

  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80002a4:	4a0e      	ldr	r2, [pc, #56]	@ (80002e0 <MX_FREERTOS_Init+0x50>)
 80002a6:	2100      	movs	r1, #0
 80002a8:	480e      	ldr	r0, [pc, #56]	@ (80002e4 <MX_FREERTOS_Init+0x54>)
 80002aa:	f004 fb45 	bl	8004938 <osThreadNew>
 80002ae:	4603      	mov	r3, r0
 80002b0:	4a0d      	ldr	r2, [pc, #52]	@ (80002e8 <MX_FREERTOS_Init+0x58>)
 80002b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  canTxTaskHandle = osThreadNew(CAN_Tx_Task, NULL, &canTxTask_attributes);
 80002b4:	4a0d      	ldr	r2, [pc, #52]	@ (80002ec <MX_FREERTOS_Init+0x5c>)
 80002b6:	2100      	movs	r1, #0
 80002b8:	480d      	ldr	r0, [pc, #52]	@ (80002f0 <MX_FREERTOS_Init+0x60>)
 80002ba:	f004 fb3d 	bl	8004938 <osThreadNew>
 80002be:	4603      	mov	r3, r0
 80002c0:	4a0c      	ldr	r2, [pc, #48]	@ (80002f4 <MX_FREERTOS_Init+0x64>)
 80002c2:	6013      	str	r3, [r2, #0]
  canRxTaskHandle = osThreadNew(CAN_Rx_Task, NULL, &canRxTask_attributes);
 80002c4:	4a0c      	ldr	r2, [pc, #48]	@ (80002f8 <MX_FREERTOS_Init+0x68>)
 80002c6:	2100      	movs	r1, #0
 80002c8:	480c      	ldr	r0, [pc, #48]	@ (80002fc <MX_FREERTOS_Init+0x6c>)
 80002ca:	f004 fb35 	bl	8004938 <osThreadNew>
 80002ce:	4603      	mov	r3, r0
 80002d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000300 <MX_FREERTOS_Init+0x70>)
 80002d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	08007544 	.word	0x08007544
 80002dc:	20000034 	.word	0x20000034
 80002e0:	0800755c 	.word	0x0800755c
 80002e4:	08000305 	.word	0x08000305
 80002e8:	2000003c 	.word	0x2000003c
 80002ec:	080074fc 	.word	0x080074fc
 80002f0:	0800043d 	.word	0x0800043d
 80002f4:	2000002c 	.word	0x2000002c
 80002f8:	08007520 	.word	0x08007520
 80002fc:	0800035d 	.word	0x0800035d
 8000300:	20000030 	.word	0x20000030

08000304 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b096      	sub	sp, #88	@ 0x58
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
(void)argument;

  CANmsg txMsg;
  txMsg.extendedID = 0x100;
 800030c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000310:	613b      	str	r3, [r7, #16]
  txMsg.ID 		   = 0x100;
 8000312:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000316:	81bb      	strh	r3, [r7, #12]
  txMsg.DLC		   = FDCAN_DLC_BYTES_8; //8 BYTE PAYLOAD
 8000318:	2308      	movs	r3, #8
 800031a:	617b      	str	r3, [r7, #20]

  txMsg.data[0] = 0x11;
 800031c:	2311      	movs	r3, #17
 800031e:	763b      	strb	r3, [r7, #24]
  txMsg.data[1] = 0x22;
 8000320:	2322      	movs	r3, #34	@ 0x22
 8000322:	767b      	strb	r3, [r7, #25]
  txMsg.data[2] = 0x33;
 8000324:	2333      	movs	r3, #51	@ 0x33
 8000326:	76bb      	strb	r3, [r7, #26]
  txMsg.data[3] = 0x44;
 8000328:	2344      	movs	r3, #68	@ 0x44
 800032a:	76fb      	strb	r3, [r7, #27]
  txMsg.data[4] = 0x55;
 800032c:	2355      	movs	r3, #85	@ 0x55
 800032e:	773b      	strb	r3, [r7, #28]
  txMsg.data[5] = 0x66;
 8000330:	2366      	movs	r3, #102	@ 0x66
 8000332:	777b      	strb	r3, [r7, #29]
  txMsg.data[6] = 0x77;
 8000334:	2377      	movs	r3, #119	@ 0x77
 8000336:	77bb      	strb	r3, [r7, #30]
  txMsg.data[7] = 0x88;
 8000338:	2388      	movs	r3, #136	@ 0x88
 800033a:	77fb      	strb	r3, [r7, #31]

  for (;;)
  {
	  osMessageQueuePut(canTxQueueHandle, &txMsg, 0, 0);
 800033c:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <StartDefaultTask+0x54>)
 800033e:	6818      	ldr	r0, [r3, #0]
 8000340:	f107 010c 	add.w	r1, r7, #12
 8000344:	2300      	movs	r3, #0
 8000346:	2200      	movs	r2, #0
 8000348:	f004 fc14 	bl	8004b74 <osMessageQueuePut>

	  osDelay(1000);
 800034c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000350:	f004 fb83 	bl	8004a5a <osDelay>
	  osMessageQueuePut(canTxQueueHandle, &txMsg, 0, 0);
 8000354:	bf00      	nop
 8000356:	e7f1      	b.n	800033c <StartDefaultTask+0x38>
 8000358:	20000034 	.word	0x20000034

0800035c <CAN_Rx_Task>:
volatile uint32_t g_rx_cb_hits = 0;

static void CAN_Rx(void);

void CAN_Rx_Task(void *argument)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
	(void)argument;
	for(;;)
	{//RTOS tasks run forever. CAN_Rx_Task will sit in this forever loop always checking for new CAN frames.
		CAN_Rx();
 8000364:	f000 f802 	bl	800036c <CAN_Rx>
 8000368:	e7fc      	b.n	8000364 <CAN_Rx_Task+0x8>
	...

0800036c <CAN_Rx>:
	}
}

static void CAN_Rx()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b094      	sub	sp, #80	@ 0x50
 8000370:	af00      	add	r7, sp, #0

 CANmsg msg;

 osStatus_t status = osMessageQueueGet(canRxQueueHandle, &msg, 0, osWaitForever);
 8000372:	4b15      	ldr	r3, [pc, #84]	@ (80003c8 <CAN_Rx+0x5c>)
 8000374:	6818      	ldr	r0, [r3, #0]
 8000376:	4639      	mov	r1, r7
 8000378:	f04f 33ff 	mov.w	r3, #4294967295
 800037c:	2200      	movs	r2, #0
 800037e:	f004 fc53 	bl	8004c28 <osMessageQueueGet>
 8000382:	64f8      	str	r0, [r7, #76]	@ 0x4c

 if(status != osOK)
 8000384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000386:	2b00      	cmp	r3, #0
 8000388:	d01a      	beq.n	80003c0 <CAN_Rx+0x54>
 {

 if (msg.extendedID == 0x100 &&
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000390:	d116      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.DLC == FDCAN_DLC_BYTES_8 &&
 8000392:	68bb      	ldr	r3, [r7, #8]
 if (msg.extendedID == 0x100 &&
 8000394:	2b08      	cmp	r3, #8
 8000396:	d113      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[0] == 0x11 &&
 8000398:	7b3b      	ldrb	r3, [r7, #12]
           msg.DLC == FDCAN_DLC_BYTES_8 &&
 800039a:	2b11      	cmp	r3, #17
 800039c:	d110      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[1] == 0x22 &&
 800039e:	7b7b      	ldrb	r3, [r7, #13]
           msg.data[0] == 0x11 &&
 80003a0:	2b22      	cmp	r3, #34	@ 0x22
 80003a2:	d10d      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[2] == 0x33 &&
 80003a4:	7bbb      	ldrb	r3, [r7, #14]
           msg.data[1] == 0x22 &&
 80003a6:	2b33      	cmp	r3, #51	@ 0x33
 80003a8:	d10a      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[3] == 0x44 &&
 80003aa:	7bfb      	ldrb	r3, [r7, #15]
           msg.data[2] == 0x33 &&
 80003ac:	2b44      	cmp	r3, #68	@ 0x44
 80003ae:	d107      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[4] == 0x55 &&
 80003b0:	7c3b      	ldrb	r3, [r7, #16]
           msg.data[3] == 0x44 &&
 80003b2:	2b55      	cmp	r3, #85	@ 0x55
 80003b4:	d104      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[5] == 0x66 &&
 80003b6:	7c7b      	ldrb	r3, [r7, #17]
           msg.data[4] == 0x55 &&
 80003b8:	2b66      	cmp	r3, #102	@ 0x66
 80003ba:	d101      	bne.n	80003c0 <CAN_Rx+0x54>
           msg.data[6] == 0x77 &&
 80003bc:	7cbb      	ldrb	r3, [r7, #18]
           msg.data[5] == 0x66 &&
 80003be:	2b77      	cmp	r3, #119	@ 0x77
 }
	// DEQUEUE
	// CHECK WHAT MSG IT IS (EID)
	// SPLIT INTO 2 DIFF QUEUES (contactors, battery/orion)

}
 80003c0:	bf00      	nop
 80003c2:	3750      	adds	r7, #80	@ 0x50
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	20000038 	.word	0x20000038

080003cc <CAN_Tx_Init>:
extern FDCAN_HandleTypeDef hfdcan1; //hfdcan defined in main.c

extern osMessageQueueId_t canTxQueueHandle; //defined in app_freertos.c

void CAN_Tx_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0

if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80003d0:	4804      	ldr	r0, [pc, #16]	@ (80003e4 <CAN_Tx_Init+0x18>)
 80003d2:	f000 fe77 	bl	80010c4 <HAL_FDCAN_Start>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <CAN_Tx_Init+0x14>
	{
	Error_Handler();
 80003dc:	f000 f950 	bl	8000680 <Error_Handler>
	}
}
 80003e0:	bf00      	nop
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000040 	.word	0x20000040

080003e8 <CAN_Tx_Send>:
//Call HAL_FDCAN_AddMessageToTxFifoQ() to send the frame
//Return HAL status to verify

HAL_StatusTypeDef CAN_Tx_Send(const CANmsg *msg) //CANmsg in CAN.h contains IDS,DLC data payload

{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b08c      	sub	sp, #48	@ 0x30
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
	FDCAN_TxHeaderTypeDef txHeader; //tells hardware how to send

	//ID Setup
	txHeader.Identifier				= msg -> extendedID;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	685b      	ldr	r3, [r3, #4]
 80003f4:	60fb      	str	r3, [r7, #12]
	txHeader.IdType					= FDCAN_EXTENDED_ID;
 80003f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003fa:	613b      	str	r3, [r7, #16]
	txHeader.TxFrameType			= FDCAN_DATA_FRAME; //normal data frame with a payload not a remote req
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]

	//DLC(storing encoded FDCAN_DLC_BYTES_xx in msg->DLC)
	txHeader.DataLength				= msg -> DLC;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	689b      	ldr	r3, [r3, #8]
 8000404:	61bb      	str	r3, [r7, #24]

	txHeader.ErrorStateIndicator	= FDCAN_ESI_ACTIVE; //says if transmitting node is error active or error passive
 8000406:	2300      	movs	r3, #0
 8000408:	61fb      	str	r3, [r7, #28]
	txHeader.BitRateSwitch			= FDCAN_BRS_OFF; //No bit rate switching. Dont switch to higher data rate, just keep one speed the whole frame.
 800040a:	2300      	movs	r3, #0
 800040c:	623b      	str	r3, [r7, #32]
	txHeader.FDFormat				= FDCAN_CLASSIC_CAN; //Using classical CAN FRAMES. 	If want support from 12-64 bytes use FDCAN_FD_CAN instead
 800040e:	2300      	movs	r3, #0
 8000410:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.TxEventFifoControl		= FDCAN_NO_TX_EVENTS; //dont log anything. BUT can log stuff about transmitted frames. If want to use FDCAN_STORE_TX_EVENTS, which sores an entry each time a frame is sent
 8000412:	2300      	movs	r3, #0
 8000414:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.MessageMarker 			=0; // dont bother tagging frame. BUT a tiny tag(few bits)  can be attatched to frame so when a TX event is generated it can be matched to th ftame. Essentially a tiny ID you assign per frame
 8000416:	2300      	movs	r3, #0
 8000418:	62fb      	str	r3, [r7, #44]	@ 0x2c

	//send frame to the TX FIFO
	return HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, msg->data); //after call suceeds hardware will send frame out to the CAN BUS
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	f103 020c 	add.w	r2, r3, #12
 8000420:	f107 030c 	add.w	r3, r7, #12
 8000424:	4619      	mov	r1, r3
 8000426:	4804      	ldr	r0, [pc, #16]	@ (8000438 <CAN_Tx_Send+0x50>)
 8000428:	f000 fe74 	bl	8001114 <HAL_FDCAN_AddMessageToTxFifoQ>
 800042c:	4603      	mov	r3, r0
	//&hfdcan1 pointer to global FDCAN handle in main.c. Tells HAL which CAN peripheral is being used(FDCAN1)
	//&txHeader points to FDCANTXHeaderTypeDef
	//msg -> data pointer to data in CANmsg struct
}
 800042e:	4618      	mov	r0, r3
 8000430:	3730      	adds	r7, #48	@ 0x30
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20000040 	.word	0x20000040

0800043c <CAN_Tx_Task>:

//Wait on canTxQueueHandle for CANmsg items and sends out one by one.

void CAN_Tx_Task(void *argument) //tasks run forever if theres nothing to return.
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b096      	sub	sp, #88	@ 0x58
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
	{
		//wait for message to appear
		//osMessageQueueGet take one item out of the queue
		//osStatus_t_status just tells us if it worked
		//after this messag eis returned msg should hold one complete CAN frame to send
		osStatus_t status = osMessageQueueGet
 8000444:	4b0a      	ldr	r3, [pc, #40]	@ (8000470 <CAN_Tx_Task+0x34>)
 8000446:	6818      	ldr	r0, [r3, #0]
 8000448:	f107 0108 	add.w	r1, r7, #8
 800044c:	f04f 33ff 	mov.w	r3, #4294967295
 8000450:	2200      	movs	r2, #0
 8000452:	f004 fbe9 	bl	8004c28 <osMessageQueueGet>
 8000456:	6578      	str	r0, [r7, #84]	@ 0x54
		NULL, //Not using any message priority feature
		osWaitForever //If queue empty block task unttil messgage is in queue
		);

		//status us what osMessageQueueGet returns
		if (status != osOK)
 8000458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800045a:	2b00      	cmp	r3, #0
 800045c:	d105      	bne.n	800046a <CAN_Tx_Task+0x2e>
		{
			continue; //try again if queue fails. skips the rest of the loop body and goes back to the for(;;)

		}

		CAN_Tx_Send(&msg);
 800045e:	f107 0308 	add.w	r3, r7, #8
 8000462:	4618      	mov	r0, r3
 8000464:	f7ff ffc0 	bl	80003e8 <CAN_Tx_Send>
 8000468:	e7ec      	b.n	8000444 <CAN_Tx_Task+0x8>
			continue; //try again if queue fails. skips the rest of the loop body and goes back to the for(;;)
 800046a:	bf00      	nop
	{
 800046c:	e7ea      	b.n	8000444 <CAN_Tx_Task+0x8>
 800046e:	bf00      	nop
 8000470:	20000034 	.word	0x20000034

08000474 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000478:	f000 fa62 	bl	8000940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800047c:	f000 f81a 	bl	80004b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000480:	f000 f8e4 	bl	800064c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000484:	f000 f878 	bl	8000578 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  CAN_Tx_Init();
 8000488:	f7ff ffa0 	bl	80003cc <CAN_Tx_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800048c:	f004 fa04 	bl	8004898 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 8000490:	f7ff fefe 	bl	8000290 <MX_FREERTOS_Init>

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000494:	2200      	movs	r2, #0
 8000496:	2101      	movs	r1, #1
 8000498:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <main+0x3c>)
 800049a:	f000 fe7f 	bl	800119c <HAL_FDCAN_ActivateNotification>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <main+0x34>
     {
         Error_Handler();
 80004a4:	f000 f8ec 	bl	8000680 <Error_Handler>
     }

  /* Start scheduler */
  osKernelStart();
 80004a8:	f004 fa1c 	bl	80048e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <main+0x38>
 80004b0:	20000040 	.word	0x20000040

080004b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b09c      	sub	sp, #112	@ 0x70
 80004b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ba:	f107 0320 	add.w	r3, r7, #32
 80004be:	2250      	movs	r2, #80	@ 0x50
 80004c0:	2100      	movs	r1, #0
 80004c2:	4618      	mov	r0, r3
 80004c4:	f006 ffa9 	bl	800741a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c8:	f107 0308 	add.w	r3, r7, #8
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
 80004d0:	605a      	str	r2, [r3, #4]
 80004d2:	609a      	str	r2, [r3, #8]
 80004d4:	60da      	str	r2, [r3, #12]
 80004d6:	611a      	str	r2, [r3, #16]
 80004d8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80004da:	4b25      	ldr	r3, [pc, #148]	@ (8000570 <SystemClock_Config+0xbc>)
 80004dc:	691b      	ldr	r3, [r3, #16]
 80004de:	4a24      	ldr	r2, [pc, #144]	@ (8000570 <SystemClock_Config+0xbc>)
 80004e0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80004e4:	6113      	str	r3, [r2, #16]
 80004e6:	4b22      	ldr	r3, [pc, #136]	@ (8000570 <SystemClock_Config+0xbc>)
 80004e8:	691b      	ldr	r3, [r3, #16]
 80004ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004f2:	bf00      	nop
 80004f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000570 <SystemClock_Config+0xbc>)
 80004f6:	695b      	ldr	r3, [r3, #20]
 80004f8:	f003 0308 	and.w	r3, r3, #8
 80004fc:	2b08      	cmp	r3, #8
 80004fe:	d1f9      	bne.n	80004f4 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000500:	2303      	movs	r3, #3
 8000502:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
 8000504:	2300      	movs	r3, #0
 8000506:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000508:	2301      	movs	r3, #1
 800050a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 800050c:	2308      	movs	r3, #8
 800050e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000510:	2340      	movs	r3, #64	@ 0x40
 8000512:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000514:	2300      	movs	r3, #0
 8000516:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000518:	f107 0320 	add.w	r3, r7, #32
 800051c:	4618      	mov	r0, r3
 800051e:	f001 f95f 	bl	80017e0 <HAL_RCC_OscConfig>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000528:	f000 f8aa 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052c:	231f      	movs	r3, #31
 800052e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000530:	2300      	movs	r3, #0
 8000532:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000534:	2300      	movs	r3, #0
 8000536:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000538:	2300      	movs	r3, #0
 800053a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800053c:	2300      	movs	r3, #0
 800053e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000540:	2300      	movs	r3, #0
 8000542:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000544:	f107 0308 	add.w	r3, r7, #8
 8000548:	2101      	movs	r1, #1
 800054a:	4618      	mov	r0, r3
 800054c:	f001 fd80 	bl	8002050 <HAL_RCC_ClockConfig>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000556:	f000 f893 	bl	8000680 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 800055a:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <SystemClock_Config+0xc0>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a05      	ldr	r2, [pc, #20]	@ (8000574 <SystemClock_Config+0xc0>)
 8000560:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000564:	6013      	str	r3, [r2, #0]
}
 8000566:	bf00      	nop
 8000568:	3770      	adds	r7, #112	@ 0x70
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	44020800 	.word	0x44020800
 8000574:	40022000 	.word	0x40022000

08000578 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800057e:	4b31      	ldr	r3, [pc, #196]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 8000580:	4a31      	ldr	r2, [pc, #196]	@ (8000648 <MX_FDCAN1_Init+0xd0>)
 8000582:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000584:	4b2f      	ldr	r3, [pc, #188]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800058a:	4b2e      	ldr	r3, [pc, #184]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 8000590:	4b2c      	ldr	r3, [pc, #176]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 8000592:	2203      	movs	r2, #3
 8000594:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000596:	4b2b      	ldr	r3, [pc, #172]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 8000598:	2200      	movs	r2, #0
 800059a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800059c:	4b29      	ldr	r3, [pc, #164]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 800059e:	2200      	movs	r2, #0
 80005a0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80005a2:	4b28      	ldr	r3, [pc, #160]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80005a8:	4b26      	ldr	r3, [pc, #152]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005aa:	2210      	movs	r2, #16
 80005ac:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80005ae:	4b25      	ldr	r3, [pc, #148]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005b0:	2201      	movs	r2, #1
 80005b2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80005b4:	4b23      	ldr	r3, [pc, #140]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80005ba:	4b22      	ldr	r3, [pc, #136]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005bc:	2201      	movs	r2, #1
 80005be:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80005c0:	4b20      	ldr	r3, [pc, #128]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80005c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80005cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005ce:	2201      	movs	r2, #1
 80005d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80005d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80005d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005da:	2200      	movs	r2, #0
 80005dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80005de:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80005ea:	4816      	ldr	r0, [pc, #88]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 80005ec:	f000 fbb6 	bl	8000d5c <HAL_FDCAN_Init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80005f6:	f000 f843 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig = {0};
 80005fa:	463b      	mov	r3, r7
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
 8000608:	615a      	str	r2, [r3, #20]

  sFilterConfig.IdType 			= FDCAN_EXTENDED_ID; //used in canmsg
 800060a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800060e:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex		=0;
 8000610:	2300      	movs	r3, #0
 8000612:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType 		= FDCAN_FILTER_RANGE_NO_EIDM;
 8000614:	2303      	movs	r3, #3
 8000616:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig	= FDCAN_FILTER_TO_RXFIFO0;
 8000618:	2301      	movs	r3, #1
 800061a:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 		=0X00000000;
 800061c:	2300      	movs	r3, #0
 800061e:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2		=0x1FFFFFFF;
 8000620:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8000624:	617b      	str	r3, [r7, #20]

  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	4619      	mov	r1, r3
 800062a:	4806      	ldr	r0, [pc, #24]	@ (8000644 <MX_FDCAN1_Init+0xcc>)
 800062c:	f000 fcf0 	bl	8001010 <HAL_FDCAN_ConfigFilter>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_FDCAN1_Init+0xc2>

  {
	  Error_Handler();
 8000636:	f000 f823 	bl	8000680 <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	3718      	adds	r7, #24
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000040 	.word	0x20000040
 8000648:	4000a400 	.word	0x4000a400

0800064c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <MX_GPIO_Init+0x30>)
 8000654:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000658:	4a08      	ldr	r2, [pc, #32]	@ (800067c <MX_GPIO_Init+0x30>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000662:	4b06      	ldr	r3, [pc, #24]	@ (800067c <MX_GPIO_Init+0x30>)
 8000664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	44020c00 	.word	0x44020c00

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <Error_Handler+0x8>

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	210f      	movs	r1, #15
 8000694:	f06f 0001 	mvn.w	r0, #1
 8000698:	f000 fa96 	bl	8000bc8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}

080006a0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b0cc      	sub	sp, #304	@ 0x130
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80006ae:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006c4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006c8:	4618      	mov	r0, r3
 80006ca:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80006ce:	461a      	mov	r2, r3
 80006d0:	2100      	movs	r1, #0
 80006d2:	f006 fea2 	bl	800741a <memset>
  if(hfdcan->Instance==FDCAN1)
 80006d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a33      	ldr	r2, [pc, #204]	@ (80007b0 <HAL_FDCAN_MspInit+0x110>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d15e      	bne.n	80007a6 <HAL_FDCAN_MspInit+0x106>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80006e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006ec:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80006f0:	f04f 0200 	mov.w	r2, #0
 80006f4:	f04f 0304 	mov.w	r3, #4
 80006f8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80006fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000700:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000704:	2200      	movs	r2, #0
 8000706:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800070a:	f107 0310 	add.w	r3, r7, #16
 800070e:	4618      	mov	r0, r3
 8000710:	f001 ff9e 	bl	8002650 <HAL_RCCEx_PeriphCLKConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <HAL_FDCAN_MspInit+0x7e>
    {
      Error_Handler();
 800071a:	f7ff ffb1 	bl	8000680 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800071e:	4b25      	ldr	r3, [pc, #148]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 8000720:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000724:	4a23      	ldr	r2, [pc, #140]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 8000726:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800072a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 800072e:	4b21      	ldr	r3, [pc, #132]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 8000730:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000734:	f403 7200 	and.w	r2, r3, #512	@ 0x200
 8000738:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800073c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000746:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800074a:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800074c:	4b19      	ldr	r3, [pc, #100]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 800074e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000752:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800075c:	4b15      	ldr	r3, [pc, #84]	@ (80007b4 <HAL_FDCAN_MspInit+0x114>)
 800075e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000762:	f003 0201 	and.w	r2, r3, #1
 8000766:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800076a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000774:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000778:	681b      	ldr	r3, [r3, #0]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800077a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800077e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000782:	2302      	movs	r3, #2
 8000784:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	2300      	movs	r3, #0
 8000790:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000794:	2309      	movs	r3, #9
 8000796:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800079e:	4619      	mov	r1, r3
 80007a0:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <HAL_FDCAN_MspInit+0x118>)
 80007a2:	f000 febf 	bl	8001524 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80007a6:	bf00      	nop
 80007a8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	4000a400 	.word	0x4000a400
 80007b4:	44020c00 	.word	0x44020c00
 80007b8:	42020000 	.word	0x42020000

080007bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <NMI_Handler+0x4>

080007c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <HardFault_Handler+0x4>

080007cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <MemManage_Handler+0x4>

080007d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <BusFault_Handler+0x4>

080007dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <UsageFault_Handler+0x4>

080007e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
	...

080007f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007fa:	4b35      	ldr	r3, [pc, #212]	@ (80008d0 <SystemInit+0xdc>)
 80007fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000800:	4a33      	ldr	r2, [pc, #204]	@ (80008d0 <SystemInit+0xdc>)
 8000802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000806:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800080a:	4b32      	ldr	r3, [pc, #200]	@ (80008d4 <SystemInit+0xe0>)
 800080c:	2201      	movs	r2, #1
 800080e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000810:	4b30      	ldr	r3, [pc, #192]	@ (80008d4 <SystemInit+0xe0>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000816:	4b2f      	ldr	r3, [pc, #188]	@ (80008d4 <SystemInit+0xe0>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 800081c:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <SystemInit+0xe0>)
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	492c      	ldr	r1, [pc, #176]	@ (80008d4 <SystemInit+0xe0>)
 8000822:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <SystemInit+0xe4>)
 8000824:	4013      	ands	r3, r2
 8000826:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000828:	4b2a      	ldr	r3, [pc, #168]	@ (80008d4 <SystemInit+0xe0>)
 800082a:	2200      	movs	r2, #0
 800082c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800082e:	4b29      	ldr	r3, [pc, #164]	@ (80008d4 <SystemInit+0xe0>)
 8000830:	2200      	movs	r2, #0
 8000832:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000834:	4b27      	ldr	r3, [pc, #156]	@ (80008d4 <SystemInit+0xe0>)
 8000836:	2200      	movs	r2, #0
 8000838:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800083a:	4b26      	ldr	r3, [pc, #152]	@ (80008d4 <SystemInit+0xe0>)
 800083c:	4a27      	ldr	r2, [pc, #156]	@ (80008dc <SystemInit+0xe8>)
 800083e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000840:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <SystemInit+0xe0>)
 8000842:	2200      	movs	r2, #0
 8000844:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000846:	4b23      	ldr	r3, [pc, #140]	@ (80008d4 <SystemInit+0xe0>)
 8000848:	4a24      	ldr	r2, [pc, #144]	@ (80008dc <SystemInit+0xe8>)
 800084a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 800084c:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <SystemInit+0xe0>)
 800084e:	2200      	movs	r2, #0
 8000850:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000852:	4b20      	ldr	r3, [pc, #128]	@ (80008d4 <SystemInit+0xe0>)
 8000854:	4a21      	ldr	r2, [pc, #132]	@ (80008dc <SystemInit+0xe8>)
 8000856:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000858:	4b1e      	ldr	r3, [pc, #120]	@ (80008d4 <SystemInit+0xe0>)
 800085a:	2200      	movs	r2, #0
 800085c:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800085e:	4b1d      	ldr	r3, [pc, #116]	@ (80008d4 <SystemInit+0xe0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <SystemInit+0xe0>)
 8000864:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000868:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <SystemInit+0xe0>)
 800086c:	2200      	movs	r2, #0
 800086e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000870:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <SystemInit+0xdc>)
 8000872:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000876:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000878:	4b19      	ldr	r3, [pc, #100]	@ (80008e0 <SystemInit+0xec>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000880:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000888:	d003      	beq.n	8000892 <SystemInit+0x9e>
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000890:	d117      	bne.n	80008c2 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000892:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <SystemInit+0xec>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800089e:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <SystemInit+0xec>)
 80008a0:	4a10      	ldr	r2, [pc, #64]	@ (80008e4 <SystemInit+0xf0>)
 80008a2:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008a4:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <SystemInit+0xec>)
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <SystemInit+0xf4>)
 80008a8:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <SystemInit+0xec>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	4a0c      	ldr	r2, [pc, #48]	@ (80008e0 <SystemInit+0xec>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80008b6:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <SystemInit+0xec>)
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	4a09      	ldr	r2, [pc, #36]	@ (80008e0 <SystemInit+0xec>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	61d3      	str	r3, [r2, #28]
  }
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	e000ed00 	.word	0xe000ed00
 80008d4:	44020c00 	.word	0x44020c00
 80008d8:	eae2eae3 	.word	0xeae2eae3
 80008dc:	01010280 	.word	0x01010280
 80008e0:	40022000 	.word	0x40022000
 80008e4:	08192a3b 	.word	0x08192a3b
 80008e8:	4c5d6e7f 	.word	0x4c5d6e7f

080008ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008ec:	480d      	ldr	r0, [pc, #52]	@ (8000924 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008f0:	f7ff ff80 	bl	80007f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f4:	480c      	ldr	r0, [pc, #48]	@ (8000928 <LoopForever+0x6>)
  ldr r1, =_edata
 80008f6:	490d      	ldr	r1, [pc, #52]	@ (800092c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000930 <LoopForever+0xe>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008fc:	e002      	b.n	8000904 <LoopCopyDataInit>

080008fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000902:	3304      	adds	r3, #4

08000904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000908:	d3f9      	bcc.n	80008fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090a:	4a0a      	ldr	r2, [pc, #40]	@ (8000934 <LoopForever+0x12>)
  ldr r4, =_ebss
 800090c:	4c0a      	ldr	r4, [pc, #40]	@ (8000938 <LoopForever+0x16>)
  movs r3, #0
 800090e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000910:	e001      	b.n	8000916 <LoopFillZerobss>

08000912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000914:	3204      	adds	r2, #4

08000916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000918:	d3fb      	bcc.n	8000912 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800091a:	f006 fd87 	bl	800742c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800091e:	f7ff fda9 	bl	8000474 <main>

08000922 <LoopForever>:

LoopForever:
    b LoopForever
 8000922:	e7fe      	b.n	8000922 <LoopForever>
  ldr   r0, =_estack
 8000924:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800092c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000930:	080075ac 	.word	0x080075ac
  ldr r2, =_sbss
 8000934:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000938:	20002be0 	.word	0x20002be0

0800093c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800093c:	e7fe      	b.n	800093c <ADC1_IRQHandler>
	...

08000940 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 f934 	bl	8000bb2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800094a:	f001 fd39 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 800094e:	4602      	mov	r2, r0
 8000950:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <HAL_Init+0x44>)
 8000952:	6a1b      	ldr	r3, [r3, #32]
 8000954:	f003 030f 	and.w	r3, r3, #15
 8000958:	490b      	ldr	r1, [pc, #44]	@ (8000988 <HAL_Init+0x48>)
 800095a:	5ccb      	ldrb	r3, [r1, r3]
 800095c:	fa22 f303 	lsr.w	r3, r2, r3
 8000960:	4a0a      	ldr	r2, [pc, #40]	@ (800098c <HAL_Init+0x4c>)
 8000962:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000964:	2004      	movs	r0, #4
 8000966:	f000 f96b 	bl	8000c40 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800096a:	200f      	movs	r0, #15
 800096c:	f000 f810 	bl	8000990 <HAL_InitTick>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000976:	2301      	movs	r3, #1
 8000978:	e002      	b.n	8000980 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800097a:	f7ff fe87 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097e:	2300      	movs	r3, #0
}
 8000980:	4618      	mov	r0, r3
 8000982:	bd80      	pop	{r7, pc}
 8000984:	44020c00 	.word	0x44020c00
 8000988:	08007580 	.word	0x08007580
 800098c:	20000000 	.word	0x20000000

08000990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800099c:	4b33      	ldr	r3, [pc, #204]	@ (8000a6c <HAL_InitTick+0xdc>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d101      	bne.n	80009a8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80009a4:	2301      	movs	r3, #1
 80009a6:	e05c      	b.n	8000a62 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009a8:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <HAL_InitTick+0xe0>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	2b04      	cmp	r3, #4
 80009b2:	d10c      	bne.n	80009ce <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000a74 <HAL_InitTick+0xe4>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a6c <HAL_InitTick+0xdc>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	4619      	mov	r1, r3
 80009be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	e037      	b.n	8000a3e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009ce:	f000 f98f 	bl	8000cf0 <HAL_SYSTICK_GetCLKSourceConfig>
 80009d2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	d023      	beq.n	8000a22 <HAL_InitTick+0x92>
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d82d      	bhi.n	8000a3c <HAL_InitTick+0xac>
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_InitTick+0x5e>
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d00d      	beq.n	8000a08 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80009ec:	e026      	b.n	8000a3c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009ee:	4b21      	ldr	r3, [pc, #132]	@ (8000a74 <HAL_InitTick+0xe4>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <HAL_InitTick+0xdc>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	4619      	mov	r1, r3
 80009f8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a04:	60fb      	str	r3, [r7, #12]
        break;
 8000a06:	e01a      	b.n	8000a3e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a08:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <HAL_InitTick+0xdc>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a12:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a16:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	60fb      	str	r3, [r7, #12]
        break;
 8000a20:	e00d      	b.n	8000a3e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <HAL_InitTick+0xdc>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	461a      	mov	r2, r3
 8000a28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a38:	60fb      	str	r3, [r7, #12]
        break;
 8000a3a:	e000      	b.n	8000a3e <HAL_InitTick+0xae>
        break;
 8000a3c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f000 f8dc 	bl	8000bfc <HAL_SYSTICK_Config>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e009      	b.n	8000a62 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	6879      	ldr	r1, [r7, #4]
 8000a52:	f04f 30ff 	mov.w	r0, #4294967295
 8000a56:	f000 f8b7 	bl	8000bc8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a5a:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <HAL_InitTick+0xe8>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000008 	.word	0x20000008
 8000a70:	e000e010 	.word	0xe000e010
 8000a74:	20000000 	.word	0x20000000
 8000a78:	20000004 	.word	0x20000004

08000a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a80:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <HAL_GetTick+0x14>)
 8000a82:	681b      	ldr	r3, [r3, #0]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	200000a4 	.word	0x200000a4

08000a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000abc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac6:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	60d3      	str	r3, [r2, #12]
}
 8000acc:	bf00      	nop
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae0:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	f003 0307 	and.w	r3, r3, #7
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	db0a      	blt.n	8000b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	490c      	ldr	r1, [pc, #48]	@ (8000b44 <__NVIC_SetPriority+0x4c>)
 8000b12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b16:	0112      	lsls	r2, r2, #4
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	440b      	add	r3, r1
 8000b1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b20:	e00a      	b.n	8000b38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4908      	ldr	r1, [pc, #32]	@ (8000b48 <__NVIC_SetPriority+0x50>)
 8000b28:	88fb      	ldrh	r3, [r7, #6]
 8000b2a:	f003 030f 	and.w	r3, r3, #15
 8000b2e:	3b04      	subs	r3, #4
 8000b30:	0112      	lsls	r2, r2, #4
 8000b32:	b2d2      	uxtb	r2, r2
 8000b34:	440b      	add	r3, r1
 8000b36:	761a      	strb	r2, [r3, #24]
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	e000e100 	.word	0xe000e100
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b089      	sub	sp, #36	@ 0x24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	f1c3 0307 	rsb	r3, r3, #7
 8000b66:	2b04      	cmp	r3, #4
 8000b68:	bf28      	it	cs
 8000b6a:	2304      	movcs	r3, #4
 8000b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	3304      	adds	r3, #4
 8000b72:	2b06      	cmp	r3, #6
 8000b74:	d902      	bls.n	8000b7c <NVIC_EncodePriority+0x30>
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	3b03      	subs	r3, #3
 8000b7a:	e000      	b.n	8000b7e <NVIC_EncodePriority+0x32>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b80:	f04f 32ff 	mov.w	r2, #4294967295
 8000b84:	69bb      	ldr	r3, [r7, #24]
 8000b86:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8a:	43da      	mvns	r2, r3
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	401a      	ands	r2, r3
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b94:	f04f 31ff 	mov.w	r1, #4294967295
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9e:	43d9      	mvns	r1, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba4:	4313      	orrs	r3, r2
         );
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3724      	adds	r7, #36	@ 0x24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff ff6a 	bl	8000a94 <__NVIC_SetPriorityGrouping>
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
 8000bd4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000bd6:	f7ff ff81 	bl	8000adc <__NVIC_GetPriorityGrouping>
 8000bda:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	6978      	ldr	r0, [r7, #20]
 8000be2:	f7ff ffb3 	bl	8000b4c <NVIC_EncodePriority>
 8000be6:	4602      	mov	r2, r0
 8000be8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bec:	4611      	mov	r1, r2
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff82 	bl	8000af8 <__NVIC_SetPriority>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c0c:	d301      	bcc.n	8000c12 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e00d      	b.n	8000c2e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <HAL_SYSTICK_Config+0x40>)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c1a:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <HAL_SYSTICK_Config+0x40>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_SYSTICK_Config+0x40>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a05      	ldr	r2, [pc, #20]	@ (8000c3c <HAL_SYSTICK_Config+0x40>)
 8000c26:	f043 0303 	orr.w	r3, r3, #3
 8000c2a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e010 	.word	0xe000e010

08000c40 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	d844      	bhi.n	8000cd8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000c54 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c54:	08000c77 	.word	0x08000c77
 8000c58:	08000c95 	.word	0x08000c95
 8000c5c:	08000cb7 	.word	0x08000cb7
 8000c60:	08000cd9 	.word	0x08000cd9
 8000c64:	08000c69 	.word	0x08000c69
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c6e:	f043 0304 	orr.w	r3, r3, #4
 8000c72:	6013      	str	r3, [r2, #0]
      break;
 8000c74:	e031      	b.n	8000cda <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c7c:	f023 0304 	bic.w	r3, r3, #4
 8000c80:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000c82:	4b1a      	ldr	r3, [pc, #104]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000c88:	4a18      	ldr	r2, [pc, #96]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000c8a:	f023 030c 	bic.w	r3, r3, #12
 8000c8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000c92:	e022      	b.n	8000cda <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000c94:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000c9a:	f023 0304 	bic.w	r3, r3, #4
 8000c9e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ca2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000ca6:	f023 030c 	bic.w	r3, r3, #12
 8000caa:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000cb4:	e011      	b.n	8000cda <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cbc:	f023 0304 	bic.w	r3, r3, #4
 8000cc0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cc4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000cc8:	f023 030c 	bic.w	r3, r3, #12
 8000ccc:	4a07      	ldr	r2, [pc, #28]	@ (8000cec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cce:	f043 0308 	orr.w	r3, r3, #8
 8000cd2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000cd6:	e000      	b.n	8000cda <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000cd8:	bf00      	nop
  }
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000e010 	.word	0xe000e010
 8000cec:	44020c00 	.word	0x44020c00

08000cf0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000cf6:	4b17      	ldr	r3, [pc, #92]	@ (8000d54 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0304 	and.w	r3, r3, #4
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d002      	beq.n	8000d08 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000d02:	2304      	movs	r3, #4
 8000d04:	607b      	str	r3, [r7, #4]
 8000d06:	e01e      	b.n	8000d46 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000d0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000d0e:	f003 030c 	and.w	r3, r3, #12
 8000d12:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	2b08      	cmp	r3, #8
 8000d18:	d00f      	beq.n	8000d3a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	d80f      	bhi.n	8000d40 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d003      	beq.n	8000d2e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	2b04      	cmp	r3, #4
 8000d2a:	d003      	beq.n	8000d34 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000d2c:	e008      	b.n	8000d40 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
        break;
 8000d32:	e008      	b.n	8000d46 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000d34:	2301      	movs	r3, #1
 8000d36:	607b      	str	r3, [r7, #4]
        break;
 8000d38:	e005      	b.n	8000d46 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	607b      	str	r3, [r7, #4]
        break;
 8000d3e:	e002      	b.n	8000d46 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000d40:	2300      	movs	r3, #0
 8000d42:	607b      	str	r3, [r7, #4]
        break;
 8000d44:	bf00      	nop
    }
  }
  return systick_source;
 8000d46:	687b      	ldr	r3, [r7, #4]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e010 	.word	0xe000e010
 8000d58:	44020c00 	.word	0x44020c00

08000d5c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d101      	bne.n	8000d6e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e147      	b.n	8000ffe <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d106      	bne.n	8000d88 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff fc8c 	bl	80006a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	699a      	ldr	r2, [r3, #24]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f022 0210 	bic.w	r2, r2, #16
 8000d96:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d98:	f7ff fe70 	bl	8000a7c <HAL_GetTick>
 8000d9c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000d9e:	e012      	b.n	8000dc6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000da0:	f7ff fe6c 	bl	8000a7c <HAL_GetTick>
 8000da4:	4602      	mov	r2, r0
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	2b0a      	cmp	r3, #10
 8000dac:	d90b      	bls.n	8000dc6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000db2:	f043 0201 	orr.w	r2, r3, #1
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e11b      	b.n	8000ffe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	2b08      	cmp	r3, #8
 8000dd2:	d0e5      	beq.n	8000da0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	699a      	ldr	r2, [r3, #24]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f042 0201 	orr.w	r2, r2, #1
 8000de2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000de4:	f7ff fe4a 	bl	8000a7c <HAL_GetTick>
 8000de8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000dea:	e012      	b.n	8000e12 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000dec:	f7ff fe46 	bl	8000a7c <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b0a      	cmp	r3, #10
 8000df8:	d90b      	bls.n	8000e12 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dfe:	f043 0201 	orr.w	r2, r3, #1
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2203      	movs	r2, #3
 8000e0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e0f5      	b.n	8000ffe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0e5      	beq.n	8000dec <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	699a      	ldr	r2, [r3, #24]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f042 0202 	orr.w	r2, r2, #2
 8000e2e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a74      	ldr	r2, [pc, #464]	@ (8001008 <HAL_FDCAN_Init+0x2ac>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d103      	bne.n	8000e42 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000e3a:	4a74      	ldr	r2, [pc, #464]	@ (800100c <HAL_FDCAN_Init+0x2b0>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	7c1b      	ldrb	r3, [r3, #16]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d108      	bne.n	8000e5c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	699a      	ldr	r2, [r3, #24]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e58:	619a      	str	r2, [r3, #24]
 8000e5a:	e007      	b.n	8000e6c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	699a      	ldr	r2, [r3, #24]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e6a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	7c5b      	ldrb	r3, [r3, #17]
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d108      	bne.n	8000e86 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	699a      	ldr	r2, [r3, #24]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000e82:	619a      	str	r2, [r3, #24]
 8000e84:	e007      	b.n	8000e96 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	699a      	ldr	r2, [r3, #24]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000e94:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	7c9b      	ldrb	r3, [r3, #18]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d108      	bne.n	8000eb0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	699a      	ldr	r2, [r3, #24]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000eac:	619a      	str	r2, [r3, #24]
 8000eae:	e007      	b.n	8000ec0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	699a      	ldr	r2, [r3, #24]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000ebe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	699a      	ldr	r2, [r3, #24]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000ee4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	691a      	ldr	r2, [r3, #16]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f022 0210 	bic.w	r2, r2, #16
 8000ef4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	68db      	ldr	r3, [r3, #12]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d108      	bne.n	8000f10 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	699a      	ldr	r2, [r3, #24]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f042 0204 	orr.w	r2, r2, #4
 8000f0c:	619a      	str	r2, [r3, #24]
 8000f0e:	e02c      	b.n	8000f6a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d028      	beq.n	8000f6a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d01c      	beq.n	8000f5a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	699a      	ldr	r2, [r3, #24]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000f2e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f042 0210 	orr.w	r2, r2, #16
 8000f3e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	2b03      	cmp	r3, #3
 8000f46:	d110      	bne.n	8000f6a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	699a      	ldr	r2, [r3, #24]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f042 0220 	orr.w	r2, r2, #32
 8000f56:	619a      	str	r2, [r3, #24]
 8000f58:	e007      	b.n	8000f6a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	699a      	ldr	r2, [r3, #24]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f042 0220 	orr.w	r2, r2, #32
 8000f68:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f7a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f82:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f92:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f94:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000f9e:	d115      	bne.n	8000fcc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fa4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000faa:	3b01      	subs	r3, #1
 8000fac:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fae:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000fb8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000fc8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fca:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 f9c0 	bl	8001368 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	4000a400 	.word	0x4000a400
 800100c:	4000a500 	.word	0x4000a500

08001010 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001010:	b480      	push	{r7}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001020:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d002      	beq.n	800102e <HAL_FDCAN_ConfigFilter+0x1e>
 8001028:	7dfb      	ldrb	r3, [r7, #23]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d13d      	bne.n	80010aa <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d119      	bne.n	800106a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001042:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800104a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	4413      	add	r3, r2
 8001060:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	e01d      	b.n	80010a6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	075a      	lsls	r2, r3, #29
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	691b      	ldr	r3, [r3, #16]
 8001074:	4313      	orrs	r3, r2
 8001076:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	079a      	lsls	r2, r3, #30
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	4313      	orrs	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	4413      	add	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	3304      	adds	r3, #4
 800109e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80010a6:	2300      	movs	r3, #0
 80010a8:	e006      	b.n	80010b8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ae:	f043 0202 	orr.w	r2, r3, #2
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
  }
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	371c      	adds	r7, #28
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d110      	bne.n	80010fa <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2202      	movs	r2, #2
 80010dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	699a      	ldr	r2, [r3, #24]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e006      	b.n	8001108 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fe:	f043 0204 	orr.w	r2, r3, #4
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
  }
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d12c      	bne.n	8001186 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d007      	beq.n	800114c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001140:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e023      	b.n	8001194 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	68f8      	ldr	r0, [r7, #12]
 8001164:	f000 f962 	bl	800142c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2101      	movs	r1, #1
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	fa01 f202 	lsl.w	r2, r1, r2
 8001174:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001178:	2201      	movs	r2, #1
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	409a      	lsls	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001182:	2300      	movs	r3, #0
 8001184:	e006      	b.n	8001194 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800118a:	f043 0208 	orr.w	r2, r3, #8
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
  }
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800119c:	b480      	push	{r7}
 800119e:	b087      	sub	sp, #28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80011ae:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d003      	beq.n	80011be <HAL_FDCAN_ActivateNotification+0x22>
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	f040 80c8 	bne.w	800134e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	f003 0307 	and.w	r3, r3, #7
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d004      	beq.n	80011da <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d03b      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d004      	beq.n	80011ee <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d031      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d004      	beq.n	8001202 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d027      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001208:	2b00      	cmp	r3, #0
 800120a:	d004      	beq.n	8001216 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	f003 0308 	and.w	r3, r3, #8
 8001212:	2b00      	cmp	r3, #0
 8001214:	d01d      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	f003 0310 	and.w	r3, r3, #16
 8001226:	2b00      	cmp	r3, #0
 8001228:	d013      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001230:	2b00      	cmp	r3, #0
 8001232:	d004      	beq.n	800123e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	f003 0320 	and.w	r3, r3, #32
 800123a:	2b00      	cmp	r3, #0
 800123c:	d009      	beq.n	8001252 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00c      	beq.n	8001262 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800124e:	2b00      	cmp	r3, #0
 8001250:	d107      	bne.n	8001262 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f042 0201 	orr.w	r2, r2, #1
 8001260:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	2b00      	cmp	r3, #0
 800126a:	d004      	beq.n	8001276 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d13b      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800127c:	2b00      	cmp	r3, #0
 800127e:	d004      	beq.n	800128a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	2b00      	cmp	r3, #0
 8001288:	d131      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001290:	2b00      	cmp	r3, #0
 8001292:	d004      	beq.n	800129e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	2b00      	cmp	r3, #0
 800129c:	d127      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d004      	beq.n	80012b2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	f003 0308 	and.w	r3, r3, #8
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d11d      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	f003 0310 	and.w	r3, r3, #16
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d113      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	f003 0320 	and.w	r3, r3, #32
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d109      	bne.n	80012ee <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00c      	beq.n	80012fe <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d007      	beq.n	80012fe <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f042 0202 	orr.w	r2, r2, #2
 80012fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001304:	2b00      	cmp	r3, #0
 8001306:	d009      	beq.n	800131c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	430a      	orrs	r2, r1
 8001318:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	430a      	orrs	r2, r1
 8001336:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	68ba      	ldr	r2, [r7, #8]
 8001346:	430a      	orrs	r2, r1
 8001348:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	e006      	b.n	800135c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	f043 0202 	orr.w	r2, r3, #2
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
  }
}
 800135c:	4618      	mov	r0, r3
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001370:	4b2c      	ldr	r3, [pc, #176]	@ (8001424 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8001372:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a2b      	ldr	r2, [pc, #172]	@ (8001428 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d103      	bne.n	8001386 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001384:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001394:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800139c:	041a      	lsls	r2, r3, #16
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	430a      	orrs	r2, r1
 80013a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ba:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013c2:	061a      	lsls	r2, r3, #24
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	e005      	b.n	8001408 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3304      	adds	r3, #4
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	429a      	cmp	r2, r3
 8001412:	d3f3      	bcc.n	80013fc <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	4000ac00 	.word	0x4000ac00
 8001428:	4000a800 	.word	0x4000a800

0800142c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800142c:	b480      	push	{r7}
 800142e:	b089      	sub	sp, #36	@ 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
 8001438:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10a      	bne.n	8001458 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800144a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001452:	4313      	orrs	r3, r2
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	e00a      	b.n	800146e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001460:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001466:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001468:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800146c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	6a1b      	ldr	r3, [r3, #32]
 8001472:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001478:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800147e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001484:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800148c:	4313      	orrs	r3, r2
 800148e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	4613      	mov	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4413      	add	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	440b      	add	r3, r1
 80014a0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	69fa      	ldr	r2, [r7, #28]
 80014a6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	3304      	adds	r3, #4
 80014ac:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	3304      	adds	r3, #4
 80014b8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	e020      	b.n	8001502 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	3303      	adds	r3, #3
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	4413      	add	r3, r2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	3302      	adds	r3, #2
 80014d0:	6879      	ldr	r1, [r7, #4]
 80014d2:	440b      	add	r3, r1
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80014d8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	440b      	add	r3, r1
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80014e6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	440a      	add	r2, r1
 80014ee:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80014f0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	3304      	adds	r3, #4
 80014fa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	3304      	adds	r3, #4
 8001500:	617b      	str	r3, [r7, #20]
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	4a06      	ldr	r2, [pc, #24]	@ (8001520 <FDCAN_CopyMessageToRAM+0xf4>)
 8001508:	5cd3      	ldrb	r3, [r2, r3]
 800150a:	461a      	mov	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	4293      	cmp	r3, r2
 8001510:	d3d6      	bcc.n	80014c0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8001512:	bf00      	nop
 8001514:	bf00      	nop
 8001516:	3724      	adds	r7, #36	@ 0x24
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	08007590 	.word	0x08007590

08001524 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001524:	b480      	push	{r7}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001532:	e142      	b.n	80017ba <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	2101      	movs	r1, #1
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	fa01 f303 	lsl.w	r3, r1, r3
 8001540:	4013      	ands	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 8134 	beq.w	80017b4 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d003      	beq.n	800155c <HAL_GPIO_Init+0x38>
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2b12      	cmp	r3, #18
 800155a:	d125      	bne.n	80015a8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	08da      	lsrs	r2, r3, #3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3208      	adds	r2, #8
 8001564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001568:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	220f      	movs	r2, #15
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	4013      	ands	r3, r2
 800157e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	f003 020f 	and.w	r2, r3, #15
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	4313      	orrs	r3, r2
 8001598:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	08da      	lsrs	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	3208      	adds	r2, #8
 80015a2:	6979      	ldr	r1, [r7, #20]
 80015a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4013      	ands	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 0203 	and.w	r2, r3, #3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d00b      	beq.n	80015fc <HAL_GPIO_Init+0xd8>
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d007      	beq.n	80015fc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015f0:	2b11      	cmp	r3, #17
 80015f2:	d003      	beq.n	80015fc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	2b12      	cmp	r3, #18
 80015fa:	d130      	bne.n	800165e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	2203      	movs	r2, #3
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	4013      	ands	r3, r2
 8001612:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	4313      	orrs	r3, r2
 8001624:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001632:	2201      	movs	r2, #1
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	4013      	ands	r3, r2
 8001640:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	091b      	lsrs	r3, r3, #4
 8001648:	f003 0201 	and.w	r2, r3, #1
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	4313      	orrs	r3, r2
 8001656:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b03      	cmp	r3, #3
 8001668:	d109      	bne.n	800167e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001672:	2b03      	cmp	r3, #3
 8001674:	d11b      	bne.n	80016ae <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d017      	beq.n	80016ae <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	2203      	movs	r2, #3
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	43db      	mvns	r3, r3
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	4013      	ands	r3, r2
 8001694:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d07c      	beq.n	80017b4 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80016ba:	4a47      	ldr	r2, [pc, #284]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	089b      	lsrs	r3, r3, #2
 80016c0:	3318      	adds	r3, #24
 80016c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	220f      	movs	r2, #15
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43db      	mvns	r3, r3
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	4013      	ands	r3, r2
 80016dc:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	0a9a      	lsrs	r2, r3, #10
 80016e2:	4b3e      	ldr	r3, [pc, #248]	@ (80017dc <HAL_GPIO_Init+0x2b8>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	f002 0203 	and.w	r2, r2, #3
 80016ec:	00d2      	lsls	r2, r2, #3
 80016ee:	4093      	lsls	r3, r2
 80016f0:	697a      	ldr	r2, [r7, #20]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80016f6:	4938      	ldr	r1, [pc, #224]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	3318      	adds	r3, #24
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001704:	4b34      	ldr	r3, [pc, #208]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	43db      	mvns	r3, r3
 800170e:	697a      	ldr	r2, [r7, #20]
 8001710:	4013      	ands	r3, r2
 8001712:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d003      	beq.n	8001728 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4313      	orrs	r3, r2
 8001726:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001728:	4a2b      	ldr	r2, [pc, #172]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800172e:	4b2a      	ldr	r3, [pc, #168]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	43db      	mvns	r3, r3
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	4013      	ands	r3, r2
 800173c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800174a:	697a      	ldr	r2, [r7, #20]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4313      	orrs	r3, r2
 8001750:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001752:	4a21      	ldr	r2, [pc, #132]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001758:	4b1f      	ldr	r3, [pc, #124]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 800175a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800175e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	43db      	mvns	r3, r3
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	4013      	ands	r3, r2
 8001768:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4313      	orrs	r3, r2
 800177c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800177e:	4a16      	ldr	r2, [pc, #88]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001786:	4b14      	ldr	r3, [pc, #80]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 8001788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800178c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	43db      	mvns	r3, r3
 8001792:	697a      	ldr	r2, [r7, #20]
 8001794:	4013      	ands	r3, r2
 8001796:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d003      	beq.n	80017ac <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80017ac:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <HAL_GPIO_Init+0x2b4>)
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	3301      	adds	r3, #1
 80017b8:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa22 f303 	lsr.w	r3, r2, r3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f47f aeb5 	bne.w	8001534 <HAL_GPIO_Init+0x10>
  }
}
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
 80017ce:	371c      	adds	r7, #28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	44022000 	.word	0x44022000
 80017dc:	002f7f7f 	.word	0x002f7f7f

080017e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d102      	bne.n	80017f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	f000 bc28 	b.w	8002044 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f4:	4b94      	ldr	r3, [pc, #592]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	f003 0318 	and.w	r3, r3, #24
 80017fc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80017fe:	4b92      	ldr	r3, [pc, #584]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	2b00      	cmp	r3, #0
 8001812:	d05b      	beq.n	80018cc <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	2b08      	cmp	r3, #8
 8001818:	d005      	beq.n	8001826 <HAL_RCC_OscConfig+0x46>
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	2b18      	cmp	r3, #24
 800181e:	d114      	bne.n	800184a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	2b02      	cmp	r3, #2
 8001824:	d111      	bne.n	800184a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	f000 bc08 	b.w	8002044 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001834:	4b84      	ldr	r3, [pc, #528]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	4981      	ldr	r1, [pc, #516]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001844:	4313      	orrs	r3, r2
 8001846:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001848:	e040      	b.n	80018cc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d023      	beq.n	800189a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001852:	4b7d      	ldr	r3, [pc, #500]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a7c      	ldr	r2, [pc, #496]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800185c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185e:	f7ff f90d 	bl	8000a7c <HAL_GetTick>
 8001862:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001866:	f7ff f909 	bl	8000a7c <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e3e5      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001878:	4b73      	ldr	r3, [pc, #460]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001884:	4b70      	ldr	r3, [pc, #448]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	041b      	lsls	r3, r3, #16
 8001892:	496d      	ldr	r1, [pc, #436]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001894:	4313      	orrs	r3, r2
 8001896:	618b      	str	r3, [r1, #24]
 8001898:	e018      	b.n	80018cc <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800189a:	4b6b      	ldr	r3, [pc, #428]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80018a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a6:	f7ff f8e9 	bl	8000a7c <HAL_GetTick>
 80018aa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80018ac:	e008      	b.n	80018c0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80018ae:	f7ff f8e5 	bl	8000a7c <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e3c1      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80018c0:	4b61      	ldr	r3, [pc, #388]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1f0      	bne.n	80018ae <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f000 80a0 	beq.w	8001a1a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	2b10      	cmp	r3, #16
 80018de:	d005      	beq.n	80018ec <HAL_RCC_OscConfig+0x10c>
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	2b18      	cmp	r3, #24
 80018e4:	d109      	bne.n	80018fa <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	d106      	bne.n	80018fa <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f040 8092 	bne.w	8001a1a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e3a4      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001902:	d106      	bne.n	8001912 <HAL_RCC_OscConfig+0x132>
 8001904:	4b50      	ldr	r3, [pc, #320]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a4f      	ldr	r2, [pc, #316]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800190a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	e058      	b.n	80019c4 <HAL_RCC_OscConfig+0x1e4>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d112      	bne.n	8001940 <HAL_RCC_OscConfig+0x160>
 800191a:	4b4b      	ldr	r3, [pc, #300]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a4a      	ldr	r2, [pc, #296]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001920:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b48      	ldr	r3, [pc, #288]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a47      	ldr	r2, [pc, #284]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800192c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	4b45      	ldr	r3, [pc, #276]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a44      	ldr	r2, [pc, #272]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001938:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	e041      	b.n	80019c4 <HAL_RCC_OscConfig+0x1e4>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001948:	d112      	bne.n	8001970 <HAL_RCC_OscConfig+0x190>
 800194a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001950:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	4b3c      	ldr	r3, [pc, #240]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800195c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	4b39      	ldr	r3, [pc, #228]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a38      	ldr	r2, [pc, #224]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	e029      	b.n	80019c4 <HAL_RCC_OscConfig+0x1e4>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001978:	d112      	bne.n	80019a0 <HAL_RCC_OscConfig+0x1c0>
 800197a:	4b33      	ldr	r3, [pc, #204]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a32      	ldr	r2, [pc, #200]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	4b30      	ldr	r3, [pc, #192]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a2f      	ldr	r2, [pc, #188]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 800198c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	4b2d      	ldr	r3, [pc, #180]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a2c      	ldr	r2, [pc, #176]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e011      	b.n	80019c4 <HAL_RCC_OscConfig+0x1e4>
 80019a0:	4b29      	ldr	r3, [pc, #164]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a28      	ldr	r2, [pc, #160]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b26      	ldr	r3, [pc, #152]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a25      	ldr	r2, [pc, #148]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019b6:	6013      	str	r3, [r2, #0]
 80019b8:	4b23      	ldr	r3, [pc, #140]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a22      	ldr	r2, [pc, #136]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019be:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80019c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d013      	beq.n	80019f4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7ff f856 	bl	8000a7c <HAL_GetTick>
 80019d0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80019d4:	f7ff f852 	bl	8000a7c <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b64      	cmp	r3, #100	@ 0x64
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e32e      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019e6:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x1f4>
 80019f2:	e012      	b.n	8001a1a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff f842 	bl	8000a7c <HAL_GetTick>
 80019f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80019fc:	f7ff f83e 	bl	8000a7c <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b64      	cmp	r3, #100	@ 0x64
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e31a      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <HAL_RCC_OscConfig+0x268>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1f0      	bne.n	80019fc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 809a 	beq.w	8001b5c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d005      	beq.n	8001a3a <HAL_RCC_OscConfig+0x25a>
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	2b18      	cmp	r3, #24
 8001a32:	d149      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d146      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d104      	bne.n	8001a4c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e2fe      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
 8001a46:	bf00      	nop
 8001a48:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d11c      	bne.n	8001a8c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001a52:	4b9a      	ldr	r3, [pc, #616]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0218 	and.w	r2, r3, #24
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d014      	beq.n	8001a8c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001a62:	4b96      	ldr	r3, [pc, #600]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f023 0218 	bic.w	r2, r3, #24
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	4993      	ldr	r1, [pc, #588]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001a70:	4313      	orrs	r3, r2
 8001a72:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001a74:	f000 fdd0 	bl	8002618 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a78:	4b91      	ldr	r3, [pc, #580]	@ (8001cc0 <HAL_RCC_OscConfig+0x4e0>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe ff87 	bl	8000990 <HAL_InitTick>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e2db      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7fe fff6 	bl	8000a7c <HAL_GetTick>
 8001a90:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a94:	f7fe fff2 	bl	8000a7c <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e2ce      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aa6:	4b85      	ldr	r3, [pc, #532]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001ab2:	4b82      	ldr	r3, [pc, #520]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	041b      	lsls	r3, r3, #16
 8001ac0:	497e      	ldr	r1, [pc, #504]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001ac6:	e049      	b.n	8001b5c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d02c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001ad0:	4b7a      	ldr	r3, [pc, #488]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f023 0218 	bic.w	r2, r3, #24
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	4977      	ldr	r1, [pc, #476]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001ae2:	4b76      	ldr	r3, [pc, #472]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a75      	ldr	r2, [pc, #468]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aee:	f7fe ffc5 	bl	8000a7c <HAL_GetTick>
 8001af2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001af6:	f7fe ffc1 	bl	8000a7c <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e29d      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b08:	4b6c      	ldr	r3, [pc, #432]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001b14:	4b69      	ldr	r3, [pc, #420]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b16:	691b      	ldr	r3, [r3, #16]
 8001b18:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	695b      	ldr	r3, [r3, #20]
 8001b20:	041b      	lsls	r3, r3, #16
 8001b22:	4966      	ldr	r1, [pc, #408]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	610b      	str	r3, [r1, #16]
 8001b28:	e018      	b.n	8001b5c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2a:	4b64      	ldr	r3, [pc, #400]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a63      	ldr	r2, [pc, #396]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b36:	f7fe ffa1 	bl	8000a7c <HAL_GetTick>
 8001b3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001b3e:	f7fe ff9d 	bl	8000a7c <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e279      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b50:	4b5a      	ldr	r3, [pc, #360]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1f0      	bne.n	8001b3e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d03c      	beq.n	8001be2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d01c      	beq.n	8001baa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b70:	4b52      	ldr	r3, [pc, #328]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b76:	4a51      	ldr	r2, [pc, #324]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b80:	f7fe ff7c 	bl	8000a7c <HAL_GetTick>
 8001b84:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b88:	f7fe ff78 	bl	8000a7c <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e254      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b9a:	4b48      	ldr	r3, [pc, #288]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0ef      	beq.n	8001b88 <HAL_RCC_OscConfig+0x3a8>
 8001ba8:	e01b      	b.n	8001be2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001baa:	4b44      	ldr	r3, [pc, #272]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001bac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bb0:	4a42      	ldr	r2, [pc, #264]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001bb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bba:	f7fe ff5f 	bl	8000a7c <HAL_GetTick>
 8001bbe:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001bc2:	f7fe ff5b 	bl	8000a7c <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e237      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001bd4:	4b39      	ldr	r3, [pc, #228]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001bd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1ef      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f000 80d2 	beq.w	8001d94 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001bf0:	4b34      	ldr	r3, [pc, #208]	@ (8001cc4 <HAL_RCC_OscConfig+0x4e4>)
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d118      	bne.n	8001c2e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001bfc:	4b31      	ldr	r3, [pc, #196]	@ (8001cc4 <HAL_RCC_OscConfig+0x4e4>)
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c00:	4a30      	ldr	r2, [pc, #192]	@ (8001cc4 <HAL_RCC_OscConfig+0x4e4>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c08:	f7fe ff38 	bl	8000a7c <HAL_GetTick>
 8001c0c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c10:	f7fe ff34 	bl	8000a7c <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e210      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001c22:	4b28      	ldr	r3, [pc, #160]	@ (8001cc4 <HAL_RCC_OscConfig+0x4e4>)
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d108      	bne.n	8001c48 <HAL_RCC_OscConfig+0x468>
 8001c36:	4b21      	ldr	r3, [pc, #132]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c46:	e074      	b.n	8001d32 <HAL_RCC_OscConfig+0x552>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d118      	bne.n	8001c82 <HAL_RCC_OscConfig+0x4a2>
 8001c50:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c56:	4a19      	ldr	r2, [pc, #100]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c58:	f023 0301 	bic.w	r3, r3, #1
 8001c5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c60:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c66:	4a15      	ldr	r2, [pc, #84]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c70:	4b12      	ldr	r3, [pc, #72]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c76:	4a11      	ldr	r2, [pc, #68]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c78:	f023 0304 	bic.w	r3, r3, #4
 8001c7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c80:	e057      	b.n	8001d32 <HAL_RCC_OscConfig+0x552>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	2b05      	cmp	r3, #5
 8001c88:	d11e      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x4e8>
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c90:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c9a:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001c9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ca0:	4a06      	ldr	r2, [pc, #24]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001ca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ca6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001caa:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001cac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cb0:	4a02      	ldr	r2, [pc, #8]	@ (8001cbc <HAL_RCC_OscConfig+0x4dc>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cba:	e03a      	b.n	8001d32 <HAL_RCC_OscConfig+0x552>
 8001cbc:	44020c00 	.word	0x44020c00
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	44020800 	.word	0x44020800
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b85      	cmp	r3, #133	@ 0x85
 8001cce:	d118      	bne.n	8001d02 <HAL_RCC_OscConfig+0x522>
 8001cd0:	4ba2      	ldr	r3, [pc, #648]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001cd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cd6:	4aa1      	ldr	r2, [pc, #644]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ce0:	4b9e      	ldr	r3, [pc, #632]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ce2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce6:	4a9d      	ldr	r2, [pc, #628]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cf0:	4b9a      	ldr	r3, [pc, #616]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001cf2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf6:	4a99      	ldr	r2, [pc, #612]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d00:	e017      	b.n	8001d32 <HAL_RCC_OscConfig+0x552>
 8001d02:	4b96      	ldr	r3, [pc, #600]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d08:	4a94      	ldr	r2, [pc, #592]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d12:	4b92      	ldr	r3, [pc, #584]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d18:	4a90      	ldr	r2, [pc, #576]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d1a:	f023 0304 	bic.w	r3, r3, #4
 8001d1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d22:	4b8e      	ldr	r3, [pc, #568]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d28:	4a8c      	ldr	r2, [pc, #560]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d016      	beq.n	8001d68 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d3a:	f7fe fe9f 	bl	8000a7c <HAL_GetTick>
 8001d3e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d40:	e00a      	b.n	8001d58 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d42:	f7fe fe9b 	bl	8000a7c <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e175      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d58:	4b80      	ldr	r3, [pc, #512]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0ed      	beq.n	8001d42 <HAL_RCC_OscConfig+0x562>
 8001d66:	e015      	b.n	8001d94 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d68:	f7fe fe88 	bl	8000a7c <HAL_GetTick>
 8001d6c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d6e:	e00a      	b.n	8001d86 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d70:	f7fe fe84 	bl	8000a7c <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e15e      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d86:	4b75      	ldr	r3, [pc, #468]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001d88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1ed      	bne.n	8001d70 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0320 	and.w	r3, r3, #32
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d036      	beq.n	8001e0e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d019      	beq.n	8001ddc <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001da8:	4b6c      	ldr	r3, [pc, #432]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a6b      	ldr	r2, [pc, #428]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001dae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001db2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db4:	f7fe fe62 	bl	8000a7c <HAL_GetTick>
 8001db8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001dbc:	f7fe fe5e 	bl	8000a7c <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e13a      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001dce:	4b63      	ldr	r3, [pc, #396]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0x5dc>
 8001dda:	e018      	b.n	8001e0e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ddc:	4b5f      	ldr	r3, [pc, #380]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a5e      	ldr	r2, [pc, #376]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001de2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001de6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7fe fe48 	bl	8000a7c <HAL_GetTick>
 8001dec:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001df0:	f7fe fe44 	bl	8000a7c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e120      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001e02:	4b56      	ldr	r3, [pc, #344]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 8115 	beq.w	8002042 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	2b18      	cmp	r3, #24
 8001e1c:	f000 80af 	beq.w	8001f7e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	f040 8086 	bne.w	8001f36 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001e2a:	4b4c      	ldr	r3, [pc, #304]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a4b      	ldr	r2, [pc, #300]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e36:	f7fe fe21 	bl	8000a7c <HAL_GetTick>
 8001e3a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001e3e:	f7fe fe1d 	bl	8000a7c <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e0f9      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001e50:	4b42      	ldr	r3, [pc, #264]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f0      	bne.n	8001e3e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001e5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001e64:	f023 0303 	bic.w	r3, r3, #3
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e70:	0212      	lsls	r2, r2, #8
 8001e72:	430a      	orrs	r2, r1
 8001e74:	4939      	ldr	r1, [pc, #228]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	025b      	lsls	r3, r3, #9
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e94:	3b01      	subs	r3, #1
 8001e96:	041b      	lsls	r3, r3, #16
 8001e98:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	061b      	lsls	r3, r3, #24
 8001ea6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001eaa:	492c      	ldr	r1, [pc, #176]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	4a29      	ldr	r2, [pc, #164]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001eb6:	f023 0310 	bic.w	r3, r3, #16
 8001eba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec0:	4a26      	ldr	r2, [pc, #152]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001ec6:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eca:	4a24      	ldr	r2, [pc, #144]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ecc:	f043 0310 	orr.w	r3, r3, #16
 8001ed0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001ed2:	4b22      	ldr	r3, [pc, #136]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed6:	f023 020c 	bic.w	r2, r3, #12
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	491f      	ldr	r1, [pc, #124]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee8:	f023 0220 	bic.w	r2, r3, #32
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ef0:	491a      	ldr	r1, [pc, #104]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001ef6:	4b19      	ldr	r3, [pc, #100]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efa:	4a18      	ldr	r2, [pc, #96]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f00:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001f02:	4b16      	ldr	r3, [pc, #88]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a15      	ldr	r2, [pc, #84]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001f08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0e:	f7fe fdb5 	bl	8000a7c <HAL_GetTick>
 8001f12:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001f16:	f7fe fdb1 	bl	8000a7c <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e08d      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0f0      	beq.n	8001f16 <HAL_RCC_OscConfig+0x736>
 8001f34:	e085      	b.n	8002042 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001f36:	4b09      	ldr	r3, [pc, #36]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a08      	ldr	r2, [pc, #32]	@ (8001f5c <HAL_RCC_OscConfig+0x77c>)
 8001f3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f42:	f7fe fd9b 	bl	8000a7c <HAL_GetTick>
 8001f46:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f48:	e00a      	b.n	8001f60 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001f4a:	f7fe fd97 	bl	8000a7c <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d903      	bls.n	8001f60 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e073      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
 8001f5c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f60:	4b3a      	ldr	r3, [pc, #232]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1ee      	bne.n	8001f4a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001f6c:	4b37      	ldr	r3, [pc, #220]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f70:	4a36      	ldr	r2, [pc, #216]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001f72:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001f76:	f023 0303 	bic.w	r3, r3, #3
 8001f7a:	6293      	str	r3, [r2, #40]	@ 0x28
 8001f7c:	e061      	b.n	8002042 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001f7e:	4b33      	ldr	r3, [pc, #204]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f82:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f84:	4b31      	ldr	r3, [pc, #196]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f88:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d031      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	f003 0203 	and.w	r2, r3, #3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d12a      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	0a1b      	lsrs	r3, r3, #8
 8001fa4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d122      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fba:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d11a      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	0a5b      	lsrs	r3, r3, #9
 8001fc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fcc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d111      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	0c1b      	lsrs	r3, r3, #16
 8001fd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fde:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d108      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	0e1b      	lsrs	r3, r3, #24
 8001fe8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e024      	b.n	8002044 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ffa:	4b14      	ldr	r3, [pc, #80]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8001ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ffe:	08db      	lsrs	r3, r3, #3
 8002000:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002008:	429a      	cmp	r2, r3
 800200a:	d01a      	beq.n	8002042 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800200c:	4b0f      	ldr	r3, [pc, #60]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 800200e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002010:	4a0e      	ldr	r2, [pc, #56]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8002012:	f023 0310 	bic.w	r3, r3, #16
 8002016:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002018:	f7fe fd30 	bl	8000a7c <HAL_GetTick>
 800201c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800201e:	bf00      	nop
 8002020:	f7fe fd2c 	bl	8000a7c <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	4293      	cmp	r3, r2
 800202a:	d0f9      	beq.n	8002020 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002030:	4a06      	ldr	r2, [pc, #24]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 8002038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203a:	4a04      	ldr	r2, [pc, #16]	@ (800204c <HAL_RCC_OscConfig+0x86c>)
 800203c:	f043 0310 	orr.w	r3, r3, #16
 8002040:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3720      	adds	r7, #32
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	44020c00 	.word	0x44020c00

08002050 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e19e      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002064:	4b83      	ldr	r3, [pc, #524]	@ (8002274 <HAL_RCC_ClockConfig+0x224>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 030f 	and.w	r3, r3, #15
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d910      	bls.n	8002094 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b80      	ldr	r3, [pc, #512]	@ (8002274 <HAL_RCC_ClockConfig+0x224>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f023 020f 	bic.w	r2, r3, #15
 800207a:	497e      	ldr	r1, [pc, #504]	@ (8002274 <HAL_RCC_ClockConfig+0x224>)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002082:	4b7c      	ldr	r3, [pc, #496]	@ (8002274 <HAL_RCC_ClockConfig+0x224>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 030f 	and.w	r3, r3, #15
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d001      	beq.n	8002094 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e186      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d012      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695a      	ldr	r2, [r3, #20]
 80020a4:	4b74      	ldr	r3, [pc, #464]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d909      	bls.n	80020c6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80020b2:	4b71      	ldr	r3, [pc, #452]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	021b      	lsls	r3, r3, #8
 80020c0:	496d      	ldr	r1, [pc, #436]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d012      	beq.n	80020f8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691a      	ldr	r2, [r3, #16]
 80020d6:	4b68      	ldr	r3, [pc, #416]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	091b      	lsrs	r3, r3, #4
 80020dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d909      	bls.n	80020f8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80020e4:	4b64      	ldr	r3, [pc, #400]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	4961      	ldr	r1, [pc, #388]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d010      	beq.n	8002126 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	4b5b      	ldr	r3, [pc, #364]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002110:	429a      	cmp	r2, r3
 8002112:	d908      	bls.n	8002126 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002114:	4b58      	ldr	r3, [pc, #352]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4955      	ldr	r1, [pc, #340]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002122:	4313      	orrs	r3, r2
 8002124:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d010      	beq.n	8002154 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	4b50      	ldr	r3, [pc, #320]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	429a      	cmp	r2, r3
 8002140:	d908      	bls.n	8002154 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002142:	4b4d      	ldr	r3, [pc, #308]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	f023 020f 	bic.w	r2, r3, #15
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	494a      	ldr	r1, [pc, #296]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002150:	4313      	orrs	r3, r2
 8002152:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	2b00      	cmp	r3, #0
 800215e:	f000 8093 	beq.w	8002288 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d107      	bne.n	800217a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800216a:	4b43      	ldr	r3, [pc, #268]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d121      	bne.n	80021ba <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e113      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b02      	cmp	r3, #2
 8002180:	d107      	bne.n	8002192 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002182:	4b3d      	ldr	r3, [pc, #244]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d115      	bne.n	80021ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e107      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d107      	bne.n	80021aa <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800219a:	4b37      	ldr	r3, [pc, #220]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e0fb      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021aa:	4b33      	ldr	r3, [pc, #204]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e0f3      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80021ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	f023 0203 	bic.w	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	492c      	ldr	r1, [pc, #176]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021cc:	f7fe fc56 	bl	8000a7c <HAL_GetTick>
 80021d0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d112      	bne.n	8002200 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021da:	e00a      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021dc:	f7fe fc4e 	bl	8000a7c <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e0d7      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021f2:	4b21      	ldr	r3, [pc, #132]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f003 0318 	and.w	r3, r3, #24
 80021fa:	2b18      	cmp	r3, #24
 80021fc:	d1ee      	bne.n	80021dc <HAL_RCC_ClockConfig+0x18c>
 80021fe:	e043      	b.n	8002288 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d112      	bne.n	800222e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002208:	e00a      	b.n	8002220 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800220a:	f7fe fc37 	bl	8000a7c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002218:	4293      	cmp	r3, r2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e0c0      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002220:	4b15      	ldr	r3, [pc, #84]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f003 0318 	and.w	r3, r3, #24
 8002228:	2b10      	cmp	r3, #16
 800222a:	d1ee      	bne.n	800220a <HAL_RCC_ClockConfig+0x1ba>
 800222c:	e02c      	b.n	8002288 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d122      	bne.n	800227c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002236:	e00a      	b.n	800224e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002238:	f7fe fc20 	bl	8000a7c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0a9      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800224e:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <HAL_RCC_ClockConfig+0x228>)
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	f003 0318 	and.w	r3, r3, #24
 8002256:	2b08      	cmp	r3, #8
 8002258:	d1ee      	bne.n	8002238 <HAL_RCC_ClockConfig+0x1e8>
 800225a:	e015      	b.n	8002288 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800225c:	f7fe fc0e 	bl	8000a7c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800226a:	4293      	cmp	r3, r2
 800226c:	d906      	bls.n	800227c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e097      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
 8002272:	bf00      	nop
 8002274:	40022000 	.word	0x40022000
 8002278:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800227c:	4b4b      	ldr	r3, [pc, #300]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	f003 0318 	and.w	r3, r3, #24
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1e9      	bne.n	800225c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d010      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	4b44      	ldr	r3, [pc, #272]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 030f 	and.w	r3, r3, #15
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d208      	bcs.n	80022b6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80022a4:	4b41      	ldr	r3, [pc, #260]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	f023 020f 	bic.w	r2, r3, #15
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	493e      	ldr	r1, [pc, #248]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022b6:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <HAL_RCC_ClockConfig+0x360>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d210      	bcs.n	80022e6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c4:	4b3a      	ldr	r3, [pc, #232]	@ (80023b0 <HAL_RCC_ClockConfig+0x360>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f023 020f 	bic.w	r2, r3, #15
 80022cc:	4938      	ldr	r1, [pc, #224]	@ (80023b0 <HAL_RCC_ClockConfig+0x360>)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d4:	4b36      	ldr	r3, [pc, #216]	@ (80023b0 <HAL_RCC_ClockConfig+0x360>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 030f 	and.w	r3, r3, #15
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e05d      	b.n	80023a2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0304 	and.w	r3, r3, #4
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d010      	beq.n	8002314 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68da      	ldr	r2, [r3, #12]
 80022f6:	4b2d      	ldr	r3, [pc, #180]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022fe:	429a      	cmp	r2, r3
 8002300:	d208      	bcs.n	8002314 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002302:	4b2a      	ldr	r3, [pc, #168]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	4927      	ldr	r1, [pc, #156]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002310:	4313      	orrs	r3, r2
 8002312:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0308 	and.w	r3, r3, #8
 800231c:	2b00      	cmp	r3, #0
 800231e:	d012      	beq.n	8002346 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691a      	ldr	r2, [r3, #16]
 8002324:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800232e:	429a      	cmp	r2, r3
 8002330:	d209      	bcs.n	8002346 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002332:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	491a      	ldr	r1, [pc, #104]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002342:	4313      	orrs	r3, r2
 8002344:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0310 	and.w	r3, r3, #16
 800234e:	2b00      	cmp	r3, #0
 8002350:	d012      	beq.n	8002378 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695a      	ldr	r2, [r3, #20]
 8002356:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	0a1b      	lsrs	r3, r3, #8
 800235c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002360:	429a      	cmp	r2, r3
 8002362:	d209      	bcs.n	8002378 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002364:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	490e      	ldr	r1, [pc, #56]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002374:	4313      	orrs	r3, r2
 8002376:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002378:	f000 f822 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 800237c:	4602      	mov	r2, r0
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <HAL_RCC_ClockConfig+0x35c>)
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	490b      	ldr	r1, [pc, #44]	@ (80023b4 <HAL_RCC_ClockConfig+0x364>)
 8002388:	5ccb      	ldrb	r3, [r1, r3]
 800238a:	fa22 f303 	lsr.w	r3, r2, r3
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <HAL_RCC_ClockConfig+0x368>)
 8002390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002392:	4b0a      	ldr	r3, [pc, #40]	@ (80023bc <HAL_RCC_ClockConfig+0x36c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe fafa 	bl	8000990 <HAL_InitTick>
 800239c:	4603      	mov	r3, r0
 800239e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80023a0:	7afb      	ldrb	r3, [r7, #11]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	44020c00 	.word	0x44020c00
 80023b0:	40022000 	.word	0x40022000
 80023b4:	08007580 	.word	0x08007580
 80023b8:	20000000 	.word	0x20000000
 80023bc:	20000004 	.word	0x20000004

080023c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b089      	sub	sp, #36	@ 0x24
 80023c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80023c6:	4b8c      	ldr	r3, [pc, #560]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	f003 0318 	and.w	r3, r3, #24
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d102      	bne.n	80023d8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80023d2:	4b8a      	ldr	r3, [pc, #552]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x23c>)
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	e107      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023d8:	4b87      	ldr	r3, [pc, #540]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	f003 0318 	and.w	r3, r3, #24
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d112      	bne.n	800240a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80023e4:	4b84      	ldr	r3, [pc, #528]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0320 	and.w	r3, r3, #32
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d009      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80023f0:	4b81      	ldr	r3, [pc, #516]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	08db      	lsrs	r3, r3, #3
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	4a81      	ldr	r2, [pc, #516]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x240>)
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	61fb      	str	r3, [r7, #28]
 8002402:	e0f1      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002404:	4b7e      	ldr	r3, [pc, #504]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x240>)
 8002406:	61fb      	str	r3, [r7, #28]
 8002408:	e0ee      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800240a:	4b7b      	ldr	r3, [pc, #492]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	f003 0318 	and.w	r3, r3, #24
 8002412:	2b10      	cmp	r3, #16
 8002414:	d102      	bne.n	800241c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002416:	4b7b      	ldr	r3, [pc, #492]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x244>)
 8002418:	61fb      	str	r3, [r7, #28]
 800241a:	e0e5      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800241c:	4b76      	ldr	r3, [pc, #472]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	f003 0318 	and.w	r3, r3, #24
 8002424:	2b18      	cmp	r3, #24
 8002426:	f040 80dd 	bne.w	80025e4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800242a:	4b73      	ldr	r3, [pc, #460]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002434:	4b70      	ldr	r3, [pc, #448]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002438:	0a1b      	lsrs	r3, r3, #8
 800243a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800243e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002440:	4b6d      	ldr	r3, [pc, #436]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800244c:	4b6a      	ldr	r3, [pc, #424]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800244e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	fb02 f303 	mul.w	r3, r2, r3
 800245c:	ee07 3a90 	vmov	s15, r3
 8002460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002464:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 80b7 	beq.w	80025de <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d003      	beq.n	800247e <HAL_RCC_GetSysClockFreq+0xbe>
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b03      	cmp	r3, #3
 800247a:	d056      	beq.n	800252a <HAL_RCC_GetSysClockFreq+0x16a>
 800247c:	e077      	b.n	800256e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800247e:	4b5e      	ldr	r3, [pc, #376]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0320 	and.w	r3, r3, #32
 8002486:	2b00      	cmp	r3, #0
 8002488:	d02d      	beq.n	80024e6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800248a:	4b5b      	ldr	r3, [pc, #364]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	08db      	lsrs	r3, r3, #3
 8002490:	f003 0303 	and.w	r3, r3, #3
 8002494:	4a5a      	ldr	r2, [pc, #360]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x240>)
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	ee07 3a90 	vmov	s15, r3
 80024ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024b4:	4b50      	ldr	r3, [pc, #320]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80024b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024bc:	ee07 3a90 	vmov	s15, r3
 80024c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80024c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80024c8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x248>
 80024cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80024d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80024e4:	e065      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	ee07 3a90 	vmov	s15, r3
 80024ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800260c <HAL_RCC_GetSysClockFreq+0x24c>
 80024f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024f8:	4b3f      	ldr	r3, [pc, #252]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80024fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002500:	ee07 3a90 	vmov	s15, r3
 8002504:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002508:	ed97 6a02 	vldr	s12, [r7, #8]
 800250c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x248>
 8002510:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002514:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002518:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800251c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002524:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002528:	e043      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	ee07 3a90 	vmov	s15, r3
 8002530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002534:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x250>
 8002538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800253c:	4b2e      	ldr	r3, [pc, #184]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800253e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002540:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002544:	ee07 3a90 	vmov	s15, r3
 8002548:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800254c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002550:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x248>
 8002554:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002558:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800255c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002560:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002568:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800256c:	e021      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	ee07 3a90 	vmov	s15, r3
 8002574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002578:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002614 <HAL_RCC_GetSysClockFreq+0x254>
 800257c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002580:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002588:	ee07 3a90 	vmov	s15, r3
 800258c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002590:	ed97 6a02 	vldr	s12, [r7, #8]
 8002594:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x248>
 8002598:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800259c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80025a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80025b0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80025b2:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80025b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b6:	0a5b      	lsrs	r3, r3, #9
 80025b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025bc:	3301      	adds	r3, #1
 80025be:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025ca:	edd7 6a06 	vldr	s13, [r7, #24]
 80025ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025d6:	ee17 3a90 	vmov	r3, s15
 80025da:	61fb      	str	r3, [r7, #28]
 80025dc:	e004      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
 80025e2:	e001      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80025e4:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x240>)
 80025e6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80025e8:	69fb      	ldr	r3, [r7, #28]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3724      	adds	r7, #36	@ 0x24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	44020c00 	.word	0x44020c00
 80025fc:	003d0900 	.word	0x003d0900
 8002600:	03d09000 	.word	0x03d09000
 8002604:	017d7840 	.word	0x017d7840
 8002608:	46000000 	.word	0x46000000
 800260c:	4c742400 	.word	0x4c742400
 8002610:	4bbebc20 	.word	0x4bbebc20
 8002614:	4a742400 	.word	0x4a742400

08002618 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800261c:	f7ff fed0 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002624:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002626:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800262a:	4907      	ldr	r1, [pc, #28]	@ (8002648 <HAL_RCC_GetHCLKFreq+0x30>)
 800262c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800262e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002632:	fa22 f303 	lsr.w	r3, r2, r3
 8002636:	4a05      	ldr	r2, [pc, #20]	@ (800264c <HAL_RCC_GetHCLKFreq+0x34>)
 8002638:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800263a:	4b04      	ldr	r3, [pc, #16]	@ (800264c <HAL_RCC_GetHCLKFreq+0x34>)
 800263c:	681b      	ldr	r3, [r3, #0]
}
 800263e:	4618      	mov	r0, r3
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	44020c00 	.word	0x44020c00
 8002648:	08007580 	.word	0x08007580
 800264c:	20000000 	.word	0x20000000

08002650 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b0d8      	sub	sp, #352	@ 0x160
 8002656:	af00      	add	r7, sp, #0
 8002658:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800265c:	2300      	movs	r3, #0
 800265e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002662:	2300      	movs	r3, #0
 8002664:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002668:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800266c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002670:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002674:	2500      	movs	r5, #0
 8002676:	ea54 0305 	orrs.w	r3, r4, r5
 800267a:	d00b      	beq.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800267c:	4bcd      	ldr	r3, [pc, #820]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800267e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002682:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002686:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800268a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268c:	4ac9      	ldr	r2, [pc, #804]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800268e:	430b      	orrs	r3, r1
 8002690:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002694:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269c:	f002 0801 	and.w	r8, r2, #1
 80026a0:	f04f 0900 	mov.w	r9, #0
 80026a4:	ea58 0309 	orrs.w	r3, r8, r9
 80026a8:	d042      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80026aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b0:	2b05      	cmp	r3, #5
 80026b2:	d823      	bhi.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0xac>
 80026b4:	a201      	add	r2, pc, #4	@ (adr r2, 80026bc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80026b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ba:	bf00      	nop
 80026bc:	08002705 	.word	0x08002705
 80026c0:	080026d5 	.word	0x080026d5
 80026c4:	080026e9 	.word	0x080026e9
 80026c8:	08002705 	.word	0x08002705
 80026cc:	08002705 	.word	0x08002705
 80026d0:	08002705 	.word	0x08002705
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80026d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026d8:	3308      	adds	r3, #8
 80026da:	4618      	mov	r0, r3
 80026dc:	f001 ff42 	bl	8004564 <RCCEx_PLL2_Config>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80026e6:	e00e      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80026e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026ec:	3330      	adds	r3, #48	@ 0x30
 80026ee:	4618      	mov	r0, r3
 80026f0:	f001 ffd0 	bl	8004694 <RCCEx_PLL3_Config>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80026fa:	e004      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002702:	e000      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002706:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10c      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800270e:	4ba9      	ldr	r3, [pc, #676]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002710:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002714:	f023 0107 	bic.w	r1, r3, #7
 8002718:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	4aa5      	ldr	r2, [pc, #660]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002720:	430b      	orrs	r3, r1
 8002722:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002726:	e003      	b.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002728:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800272c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002730:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002738:	f002 0a02 	and.w	sl, r2, #2
 800273c:	f04f 0b00 	mov.w	fp, #0
 8002740:	ea5a 030b 	orrs.w	r3, sl, fp
 8002744:	f000 8088 	beq.w	8002858 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002748:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800274c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800274e:	2b28      	cmp	r3, #40	@ 0x28
 8002750:	d868      	bhi.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8002752:	a201      	add	r2, pc, #4	@ (adr r2, 8002758 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002758:	0800282d 	.word	0x0800282d
 800275c:	08002825 	.word	0x08002825
 8002760:	08002825 	.word	0x08002825
 8002764:	08002825 	.word	0x08002825
 8002768:	08002825 	.word	0x08002825
 800276c:	08002825 	.word	0x08002825
 8002770:	08002825 	.word	0x08002825
 8002774:	08002825 	.word	0x08002825
 8002778:	080027fd 	.word	0x080027fd
 800277c:	08002825 	.word	0x08002825
 8002780:	08002825 	.word	0x08002825
 8002784:	08002825 	.word	0x08002825
 8002788:	08002825 	.word	0x08002825
 800278c:	08002825 	.word	0x08002825
 8002790:	08002825 	.word	0x08002825
 8002794:	08002825 	.word	0x08002825
 8002798:	08002811 	.word	0x08002811
 800279c:	08002825 	.word	0x08002825
 80027a0:	08002825 	.word	0x08002825
 80027a4:	08002825 	.word	0x08002825
 80027a8:	08002825 	.word	0x08002825
 80027ac:	08002825 	.word	0x08002825
 80027b0:	08002825 	.word	0x08002825
 80027b4:	08002825 	.word	0x08002825
 80027b8:	0800282d 	.word	0x0800282d
 80027bc:	08002825 	.word	0x08002825
 80027c0:	08002825 	.word	0x08002825
 80027c4:	08002825 	.word	0x08002825
 80027c8:	08002825 	.word	0x08002825
 80027cc:	08002825 	.word	0x08002825
 80027d0:	08002825 	.word	0x08002825
 80027d4:	08002825 	.word	0x08002825
 80027d8:	0800282d 	.word	0x0800282d
 80027dc:	08002825 	.word	0x08002825
 80027e0:	08002825 	.word	0x08002825
 80027e4:	08002825 	.word	0x08002825
 80027e8:	08002825 	.word	0x08002825
 80027ec:	08002825 	.word	0x08002825
 80027f0:	08002825 	.word	0x08002825
 80027f4:	08002825 	.word	0x08002825
 80027f8:	0800282d 	.word	0x0800282d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80027fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002800:	3308      	adds	r3, #8
 8002802:	4618      	mov	r0, r3
 8002804:	f001 feae 	bl	8004564 <RCCEx_PLL2_Config>
 8002808:	4603      	mov	r3, r0
 800280a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800280e:	e00e      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002810:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002814:	3330      	adds	r3, #48	@ 0x30
 8002816:	4618      	mov	r0, r3
 8002818:	f001 ff3c 	bl	8004694 <RCCEx_PLL3_Config>
 800281c:	4603      	mov	r3, r0
 800281e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8002822:	e004      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800282a:	e000      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800282c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800282e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10c      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002836:	4b5f      	ldr	r3, [pc, #380]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002838:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800283c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002846:	4a5b      	ldr	r2, [pc, #364]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002848:	430b      	orrs	r3, r1
 800284a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800284e:	e003      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002850:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002854:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002858:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002860:	f002 0304 	and.w	r3, r2, #4
 8002864:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8002868:	2300      	movs	r3, #0
 800286a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800286e:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8002872:	460b      	mov	r3, r1
 8002874:	4313      	orrs	r3, r2
 8002876:	d04e      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800287c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800287e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002882:	d02c      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002884:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002888:	d825      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800288a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800288e:	d028      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002894:	d81f      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002896:	2bc0      	cmp	r3, #192	@ 0xc0
 8002898:	d025      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x296>
 800289a:	2bc0      	cmp	r3, #192	@ 0xc0
 800289c:	d81b      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800289e:	2b80      	cmp	r3, #128	@ 0x80
 80028a0:	d00f      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80028a2:	2b80      	cmp	r3, #128	@ 0x80
 80028a4:	d817      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d01f      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80028aa:	2b40      	cmp	r3, #64	@ 0x40
 80028ac:	d113      	bne.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80028ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028b2:	3308      	adds	r3, #8
 80028b4:	4618      	mov	r0, r3
 80028b6:	f001 fe55 	bl	8004564 <RCCEx_PLL2_Config>
 80028ba:	4603      	mov	r3, r0
 80028bc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80028c0:	e014      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80028c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028c6:	3330      	adds	r3, #48	@ 0x30
 80028c8:	4618      	mov	r0, r3
 80028ca:	f001 fee3 	bl	8004694 <RCCEx_PLL3_Config>
 80028ce:	4603      	mov	r3, r0
 80028d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80028d4:	e00a      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80028dc:	e006      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80028de:	bf00      	nop
 80028e0:	e004      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80028e2:	bf00      	nop
 80028e4:	e002      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80028e6:	bf00      	nop
 80028e8:	e000      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80028ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10c      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80028f4:	4b2f      	ldr	r3, [pc, #188]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80028f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028fa:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80028fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002904:	4a2b      	ldr	r2, [pc, #172]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002906:	430b      	orrs	r3, r1
 8002908:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800290c:	e003      	b.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800290e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002912:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002916:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291e:	f002 0308 	and.w	r3, r2, #8
 8002922:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002926:	2300      	movs	r3, #0
 8002928:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800292c:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8002930:	460b      	mov	r3, r1
 8002932:	4313      	orrs	r3, r2
 8002934:	d056      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8002936:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800293a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800293c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002940:	d031      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002942:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002946:	d82a      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800294c:	d02d      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800294e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002952:	d824      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002954:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002958:	d029      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800295a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800295e:	d81e      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002964:	d011      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800296a:	d818      	bhi.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800296c:	2b00      	cmp	r3, #0
 800296e:	d023      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002974:	d113      	bne.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002976:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800297a:	3308      	adds	r3, #8
 800297c:	4618      	mov	r0, r3
 800297e:	f001 fdf1 	bl	8004564 <RCCEx_PLL2_Config>
 8002982:	4603      	mov	r3, r0
 8002984:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002988:	e017      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800298a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800298e:	3330      	adds	r3, #48	@ 0x30
 8002990:	4618      	mov	r0, r3
 8002992:	f001 fe7f 	bl	8004694 <RCCEx_PLL3_Config>
 8002996:	4603      	mov	r3, r0
 8002998:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800299c:	e00d      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80029a4:	e009      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80029a6:	bf00      	nop
 80029a8:	e007      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80029aa:	bf00      	nop
 80029ac:	e005      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80029ae:	bf00      	nop
 80029b0:	e003      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80029b2:	bf00      	nop
 80029b4:	44020c00 	.word	0x44020c00
        break;
 80029b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10c      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80029c2:	4bbb      	ldr	r3, [pc, #748]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80029c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029c8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80029cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029d2:	4ab7      	ldr	r2, [pc, #732]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80029d4:	430b      	orrs	r3, r1
 80029d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80029da:	e003      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ec:	f002 0310 	and.w	r3, r2, #16
 80029f0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80029fa:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80029fe:	460b      	mov	r3, r1
 8002a00:	4313      	orrs	r3, r2
 8002a02:	d053      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002a04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a0a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002a0e:	d031      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002a10:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002a14:	d82a      	bhi.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002a16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a1a:	d02d      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002a1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a20:	d824      	bhi.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002a22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a26:	d029      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002a28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a2c:	d81e      	bhi.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002a2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a32:	d011      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a38:	d818      	bhi.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d020      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a42:	d113      	bne.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a48:	3308      	adds	r3, #8
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f001 fd8a 	bl	8004564 <RCCEx_PLL2_Config>
 8002a50:	4603      	mov	r3, r0
 8002a52:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002a56:	e014      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a5c:	3330      	adds	r3, #48	@ 0x30
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f001 fe18 	bl	8004694 <RCCEx_PLL3_Config>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002a72:	e006      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a74:	bf00      	nop
 8002a76:	e004      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a78:	bf00      	nop
 8002a7a:	e002      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a7c:	bf00      	nop
 8002a7e:	e000      	b.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002a8a:	4b89      	ldr	r3, [pc, #548]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a90:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002a94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a9a:	4a85      	ldr	r2, [pc, #532]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002aa2:	e003      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002aa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002aac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab4:	f002 0320 	and.w	r3, r2, #32
 8002ab8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002ac2:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	d053      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002acc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad2:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002ad6:	d031      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002ad8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002adc:	d82a      	bhi.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002ade:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ae2:	d02d      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ae8:	d824      	bhi.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002aea:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002aee:	d029      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002af0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002af4:	d81e      	bhi.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002af6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002afa:	d011      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b00:	d818      	bhi.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d020      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002b06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b0a:	d113      	bne.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b10:	3308      	adds	r3, #8
 8002b12:	4618      	mov	r0, r3
 8002b14:	f001 fd26 	bl	8004564 <RCCEx_PLL2_Config>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002b1e:	e014      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b24:	3330      	adds	r3, #48	@ 0x30
 8002b26:	4618      	mov	r0, r3
 8002b28:	f001 fdb4 	bl	8004694 <RCCEx_PLL3_Config>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002b32:	e00a      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002b3a:	e006      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002b3c:	bf00      	nop
 8002b3e:	e004      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002b40:	bf00      	nop
 8002b42:	e002      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002b44:	bf00      	nop
 8002b46:	e000      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002b52:	4b57      	ldr	r3, [pc, #348]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b58:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002b5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b62:	4a53      	ldr	r2, [pc, #332]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b6a:	e003      	b.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002b74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002b80:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002b84:	2300      	movs	r3, #0
 8002b86:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002b8a:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4313      	orrs	r3, r2
 8002b92:	d053      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002b94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b9a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002b9e:	d031      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002ba0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002ba4:	d82a      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002ba6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002baa:	d02d      	beq.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002bac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bb0:	d824      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002bb2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002bb6:	d029      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002bb8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002bbc:	d81e      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002bbe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002bc2:	d011      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002bc4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002bc8:	d818      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d020      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002bce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bd2:	d113      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bd8:	3308      	adds	r3, #8
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f001 fcc2 	bl	8004564 <RCCEx_PLL2_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002be6:	e014      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002be8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bec:	3330      	adds	r3, #48	@ 0x30
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f001 fd50 	bl	8004694 <RCCEx_PLL3_Config>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002c02:	e006      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002c04:	bf00      	nop
 8002c06:	e004      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002c08:	bf00      	nop
 8002c0a:	e002      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002c0c:	bf00      	nop
 8002c0e:	e000      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8002c1a:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c20:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8002c24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2a:	4a21      	ldr	r2, [pc, #132]	@ (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c32:	e003      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c38:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c44:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002c48:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002c52:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8002c56:	460b      	mov	r3, r1
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	d055      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8002c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c62:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002c66:	d033      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8002c68:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002c6c:	d82c      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c72:	d02f      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8002c74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c78:	d826      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c7a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c7e:	d02b      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002c80:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c84:	d820      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c8a:	d013      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c90:	d81a      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d022      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002c96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c9a:	d115      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 fc5e 	bl	8004564 <RCCEx_PLL2_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002cae:	e016      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002cb0:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002cb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cb8:	3330      	adds	r3, #48	@ 0x30
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f001 fcea 	bl	8004694 <RCCEx_PLL3_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002cc6:	e00a      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002cce:	e006      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002cd0:	bf00      	nop
 8002cd2:	e004      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002cd4:	bf00      	nop
 8002cd6:	e002      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002cd8:	bf00      	nop
 8002cda:	e000      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002cdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d10c      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002ce6:	4bbb      	ldr	r3, [pc, #748]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002ce8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002cec:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002cf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cf4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cf6:	4ab7      	ldr	r2, [pc, #732]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002cf8:	430b      	orrs	r3, r1
 8002cfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002cfe:	e003      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d04:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002d08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d10:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002d14:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002d1e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002d22:	460b      	mov	r3, r1
 8002d24:	4313      	orrs	r3, r2
 8002d26:	d053      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002d28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d2e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002d32:	d031      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002d34:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002d38:	d82a      	bhi.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002d3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d3e:	d02d      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002d40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d44:	d824      	bhi.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002d46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d4a:	d029      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002d4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d50:	d81e      	bhi.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002d52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d56:	d011      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002d58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d5c:	d818      	bhi.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d020      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002d62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d66:	d113      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d6c:	3308      	adds	r3, #8
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f001 fbf8 	bl	8004564 <RCCEx_PLL2_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002d7a:	e014      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d80:	3330      	adds	r3, #48	@ 0x30
 8002d82:	4618      	mov	r0, r3
 8002d84:	f001 fc86 	bl	8004694 <RCCEx_PLL3_Config>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002d8e:	e00a      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002d96:	e006      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d98:	bf00      	nop
 8002d9a:	e004      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d9c:	bf00      	nop
 8002d9e:	e002      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002da0:	bf00      	nop
 8002da2:	e000      	b.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002da4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10c      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002dae:	4b89      	ldr	r3, [pc, #548]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002db0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002db4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002db8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dbe:	4a85      	ldr	r2, [pc, #532]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002dc6:	e003      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002dcc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002dd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002ddc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002de0:	2300      	movs	r3, #0
 8002de2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002de6:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002dea:	460b      	mov	r3, r1
 8002dec:	4313      	orrs	r3, r2
 8002dee:	d055      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002df0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002df8:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002dfc:	d031      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002dfe:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002e02:	d82a      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e08:	d02d      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e0e:	d824      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002e10:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002e14:	d029      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002e16:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002e1a:	d81e      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002e1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e20:	d011      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e26:	d818      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d020      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002e2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e30:	d113      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e36:	3308      	adds	r3, #8
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f001 fb93 	bl	8004564 <RCCEx_PLL2_Config>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002e44:	e014      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e4a:	3330      	adds	r3, #48	@ 0x30
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f001 fc21 	bl	8004694 <RCCEx_PLL3_Config>
 8002e52:	4603      	mov	r3, r0
 8002e54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002e58:	e00a      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002e60:	e006      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002e62:	bf00      	nop
 8002e64:	e004      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002e66:	bf00      	nop
 8002e68:	e002      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002e6a:	bf00      	nop
 8002e6c:	e000      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002e6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10d      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8002e78:	4b56      	ldr	r3, [pc, #344]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e7e:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8002e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e8a:	4a52      	ldr	r2, [pc, #328]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e8c:	430b      	orrs	r3, r1
 8002e8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002e92:	e003      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e98:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8002e9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002ea8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002eac:	2300      	movs	r3, #0
 8002eae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002eb2:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	d044      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8002ebc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ec4:	2b05      	cmp	r3, #5
 8002ec6:	d823      	bhi.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8002ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8002eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ece:	bf00      	nop
 8002ed0:	08002f19 	.word	0x08002f19
 8002ed4:	08002ee9 	.word	0x08002ee9
 8002ed8:	08002efd 	.word	0x08002efd
 8002edc:	08002f19 	.word	0x08002f19
 8002ee0:	08002f19 	.word	0x08002f19
 8002ee4:	08002f19 	.word	0x08002f19
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ee8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002eec:	3308      	adds	r3, #8
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f001 fb38 	bl	8004564 <RCCEx_PLL2_Config>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002efa:	e00e      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002efc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f00:	3330      	adds	r3, #48	@ 0x30
 8002f02:	4618      	mov	r0, r3
 8002f04:	f001 fbc6 	bl	8004694 <RCCEx_PLL3_Config>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002f0e:	e004      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002f16:	e000      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8002f18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8002f22:	4b2c      	ldr	r3, [pc, #176]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002f28:	f023 0107 	bic.w	r1, r3, #7
 8002f2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f34:	4a27      	ldr	r2, [pc, #156]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f36:	430b      	orrs	r3, r1
 8002f38:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002f3c:	e003      	b.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f42:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8002f46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002f52:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002f56:	2300      	movs	r3, #0
 8002f58:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002f5c:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002f60:	460b      	mov	r3, r1
 8002f62:	4313      	orrs	r3, r2
 8002f64:	d04f      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8002f66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6e:	2b50      	cmp	r3, #80	@ 0x50
 8002f70:	d029      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002f72:	2b50      	cmp	r3, #80	@ 0x50
 8002f74:	d823      	bhi.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f76:	2b40      	cmp	r3, #64	@ 0x40
 8002f78:	d027      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8002f7a:	2b40      	cmp	r3, #64	@ 0x40
 8002f7c:	d81f      	bhi.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f7e:	2b30      	cmp	r3, #48	@ 0x30
 8002f80:	d025      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8002f82:	2b30      	cmp	r3, #48	@ 0x30
 8002f84:	d81b      	bhi.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f86:	2b20      	cmp	r3, #32
 8002f88:	d00f      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8002f8a:	2b20      	cmp	r3, #32
 8002f8c:	d817      	bhi.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d022      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d113      	bne.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f9a:	3308      	adds	r3, #8
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f001 fae1 	bl	8004564 <RCCEx_PLL2_Config>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002fa8:	e017      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fae:	3330      	adds	r3, #48	@ 0x30
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f001 fb6f 	bl	8004694 <RCCEx_PLL3_Config>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002fbc:	e00d      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002fc4:	e009      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002fc6:	bf00      	nop
 8002fc8:	e007      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002fca:	bf00      	nop
 8002fcc:	e005      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002fce:	bf00      	nop
 8002fd0:	e003      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8002fd2:	bf00      	nop
 8002fd4:	44020c00 	.word	0x44020c00
        break;
 8002fd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10d      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8002fe2:	4baf      	ldr	r3, [pc, #700]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002fe4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002fe8:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002fec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff4:	4aaa      	ldr	r2, [pc, #680]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002ff6:	430b      	orrs	r3, r1
 8002ff8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002ffc:	e003      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ffe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003002:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003006:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800300a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800300e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003012:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003016:	2300      	movs	r3, #0
 8003018:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800301c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003020:	460b      	mov	r3, r1
 8003022:	4313      	orrs	r3, r2
 8003024:	d055      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003026:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800302a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800302e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003032:	d031      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8003034:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003038:	d82a      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800303a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800303e:	d02d      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003040:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003044:	d824      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003046:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800304a:	d029      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800304c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003050:	d81e      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8003052:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003056:	d011      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8003058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800305c:	d818      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800305e:	2b00      	cmp	r3, #0
 8003060:	d020      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8003062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003066:	d113      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003068:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800306c:	3308      	adds	r3, #8
 800306e:	4618      	mov	r0, r3
 8003070:	f001 fa78 	bl	8004564 <RCCEx_PLL2_Config>
 8003074:	4603      	mov	r3, r0
 8003076:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800307a:	e014      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800307c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003080:	3330      	adds	r3, #48	@ 0x30
 8003082:	4618      	mov	r0, r3
 8003084:	f001 fb06 	bl	8004694 <RCCEx_PLL3_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800308e:	e00a      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003096:	e006      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003098:	bf00      	nop
 800309a:	e004      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800309c:	bf00      	nop
 800309e:	e002      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80030a0:	bf00      	nop
 80030a2:	e000      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80030a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10d      	bne.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80030ae:	4b7c      	ldr	r3, [pc, #496]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80030b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030c0:	4a77      	ldr	r2, [pc, #476]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030c2:	430b      	orrs	r3, r1
 80030c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030c8:	e003      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030da:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80030de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80030e8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80030ec:	460b      	mov	r3, r1
 80030ee:	4313      	orrs	r3, r2
 80030f0:	d03d      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80030f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030fe:	d01b      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8003100:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003104:	d814      	bhi.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003106:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800310a:	d017      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800310c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003110:	d80e      	bhi.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003112:	2b00      	cmp	r3, #0
 8003114:	d014      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8003116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800311a:	d109      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800311c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003120:	3330      	adds	r3, #48	@ 0x30
 8003122:	4618      	mov	r0, r3
 8003124:	f001 fab6 	bl	8004694 <RCCEx_PLL3_Config>
 8003128:	4603      	mov	r3, r0
 800312a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800312e:	e008      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003136:	e004      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003138:	bf00      	nop
 800313a:	e002      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800313c:	bf00      	nop
 800313e:	e000      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8003140:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003142:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10d      	bne.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800314a:	4b55      	ldr	r3, [pc, #340]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800314c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003150:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800315c:	4a50      	ldr	r2, [pc, #320]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800315e:	430b      	orrs	r3, r1
 8003160:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003164:	e003      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003166:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800316a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800316e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003176:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800317a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800317e:	2300      	movs	r3, #0
 8003180:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003184:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003188:	460b      	mov	r3, r1
 800318a:	4313      	orrs	r3, r2
 800318c:	d03d      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800318e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003192:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003196:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800319a:	d01b      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 800319c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031a0:	d814      	bhi.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80031a2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80031a6:	d017      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80031a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80031ac:	d80e      	bhi.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d014      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80031b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031b6:	d109      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031bc:	3330      	adds	r3, #48	@ 0x30
 80031be:	4618      	mov	r0, r3
 80031c0:	f001 fa68 	bl	8004694 <RCCEx_PLL3_Config>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80031ca:	e008      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80031d2:	e004      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80031d4:	bf00      	nop
 80031d6:	e002      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80031d8:	bf00      	nop
 80031da:	e000      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80031dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10d      	bne.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80031e6:	4b2e      	ldr	r3, [pc, #184]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80031e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80031ec:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80031f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031f8:	4a29      	ldr	r2, [pc, #164]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80031fa:	430b      	orrs	r3, r1
 80031fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003200:	e003      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003202:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003206:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800320a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003216:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800321a:	2300      	movs	r3, #0
 800321c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003220:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003224:	460b      	mov	r3, r1
 8003226:	4313      	orrs	r3, r2
 8003228:	d040      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800322a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800322e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003232:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003236:	d01b      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8003238:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800323c:	d814      	bhi.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800323e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003242:	d017      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003244:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003248:	d80e      	bhi.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800324a:	2b00      	cmp	r3, #0
 800324c:	d014      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800324e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003252:	d109      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003254:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003258:	3330      	adds	r3, #48	@ 0x30
 800325a:	4618      	mov	r0, r3
 800325c:	f001 fa1a 	bl	8004694 <RCCEx_PLL3_Config>
 8003260:	4603      	mov	r3, r0
 8003262:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8003266:	e008      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800326e:	e004      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003270:	bf00      	nop
 8003272:	e002      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003274:	bf00      	nop
 8003276:	e000      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003278:	bf00      	nop
    }

    if (ret == HAL_OK)
 800327a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800327e:	2b00      	cmp	r3, #0
 8003280:	d110      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003282:	4b07      	ldr	r3, [pc, #28]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003284:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003288:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800328c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003290:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003294:	4a02      	ldr	r2, [pc, #8]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003296:	430b      	orrs	r3, r1
 8003298:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800329c:	e006      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800329e:	bf00      	nop
 80032a0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b4:	2100      	movs	r1, #0
 80032b6:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80032ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80032c2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4313      	orrs	r3, r2
 80032ca:	d03d      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 80032cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032d8:	d01b      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80032da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032de:	d814      	bhi.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80032e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032e4:	d017      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80032e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032ea:	d80e      	bhi.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d014      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80032f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032f4:	d109      	bne.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80032f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032fa:	3330      	adds	r3, #48	@ 0x30
 80032fc:	4618      	mov	r0, r3
 80032fe:	f001 f9c9 	bl	8004694 <RCCEx_PLL3_Config>
 8003302:	4603      	mov	r3, r0
 8003304:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003308:	e008      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003310:	e004      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003312:	bf00      	nop
 8003314:	e002      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003316:	bf00      	nop
 8003318:	e000      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800331a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800331c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10d      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003324:	4bbe      	ldr	r3, [pc, #760]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003326:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800332a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800332e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003332:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003336:	4aba      	ldr	r2, [pc, #744]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003338:	430b      	orrs	r3, r1
 800333a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800333e:	e003      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003340:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003344:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800334c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003350:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003354:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800335e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003362:	460b      	mov	r3, r1
 8003364:	4313      	orrs	r3, r2
 8003366:	d035      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003368:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800336c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003370:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003374:	d015      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8003376:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800337a:	d80e      	bhi.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800337c:	2b00      	cmp	r3, #0
 800337e:	d012      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8003380:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003384:	d109      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003386:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800338a:	3330      	adds	r3, #48	@ 0x30
 800338c:	4618      	mov	r0, r3
 800338e:	f001 f981 	bl	8004694 <RCCEx_PLL3_Config>
 8003392:	4603      	mov	r3, r0
 8003394:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003398:	e006      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80033a0:	e002      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80033a2:	bf00      	nop
 80033a4:	e000      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80033a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10d      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80033b0:	4b9b      	ldr	r3, [pc, #620]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80033b6:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80033ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033c2:	4a97      	ldr	r2, [pc, #604]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033c4:	430b      	orrs	r3, r1
 80033c6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80033ca:	e003      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033d0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80033d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	2100      	movs	r1, #0
 80033de:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 80033e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80033ea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4313      	orrs	r3, r2
 80033f2:	d00e      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80033f4:	4b8a      	ldr	r3, [pc, #552]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	4a89      	ldr	r2, [pc, #548]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80033fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80033fe:	61d3      	str	r3, [r2, #28]
 8003400:	4b87      	ldr	r3, [pc, #540]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003402:	69d9      	ldr	r1, [r3, #28]
 8003404:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003408:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800340c:	4a84      	ldr	r2, [pc, #528]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800340e:	430b      	orrs	r3, r1
 8003410:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003412:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800341e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003422:	2300      	movs	r3, #0
 8003424:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003428:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800342c:	460b      	mov	r3, r1
 800342e:	4313      	orrs	r3, r2
 8003430:	d055      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003436:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800343a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800343e:	d031      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8003440:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003444:	d82a      	bhi.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800344a:	d02d      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800344c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003450:	d824      	bhi.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8003452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003456:	d029      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8003458:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800345c:	d81e      	bhi.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800345e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003462:	d011      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8003464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003468:	d818      	bhi.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800346a:	2b00      	cmp	r3, #0
 800346c:	d020      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800346e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003472:	d113      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003474:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003478:	3308      	adds	r3, #8
 800347a:	4618      	mov	r0, r3
 800347c:	f001 f872 	bl	8004564 <RCCEx_PLL2_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003486:	e014      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003488:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800348c:	3330      	adds	r3, #48	@ 0x30
 800348e:	4618      	mov	r0, r3
 8003490:	f001 f900 	bl	8004694 <RCCEx_PLL3_Config>
 8003494:	4603      	mov	r3, r0
 8003496:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800349a:	e00a      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80034a2:	e006      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80034a4:	bf00      	nop
 80034a6:	e004      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80034a8:	bf00      	nop
 80034aa:	e002      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80034ac:	bf00      	nop
 80034ae:	e000      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80034b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10d      	bne.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80034ba:	4b59      	ldr	r3, [pc, #356]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80034c0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80034c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80034cc:	4a54      	ldr	r2, [pc, #336]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034ce:	430b      	orrs	r3, r1
 80034d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80034d4:	e003      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80034ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034ee:	2300      	movs	r3, #0
 80034f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034f4:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4313      	orrs	r3, r2
 80034fc:	d055      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80034fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003502:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003506:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800350a:	d031      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800350c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003510:	d82a      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8003512:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003516:	d02d      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8003518:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800351c:	d824      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800351e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003522:	d029      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8003524:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003528:	d81e      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800352a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352e:	d011      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8003530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003534:	d818      	bhi.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8003536:	2b00      	cmp	r3, #0
 8003538:	d020      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800353a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800353e:	d113      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003540:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003544:	3308      	adds	r3, #8
 8003546:	4618      	mov	r0, r3
 8003548:	f001 f80c 	bl	8004564 <RCCEx_PLL2_Config>
 800354c:	4603      	mov	r3, r0
 800354e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003552:	e014      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003558:	3330      	adds	r3, #48	@ 0x30
 800355a:	4618      	mov	r0, r3
 800355c:	f001 f89a 	bl	8004694 <RCCEx_PLL3_Config>
 8003560:	4603      	mov	r3, r0
 8003562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003566:	e00a      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800356e:	e006      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003570:	bf00      	nop
 8003572:	e004      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003574:	bf00      	nop
 8003576:	e002      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003578:	bf00      	nop
 800357a:	e000      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800357c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800357e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10d      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003586:	4b26      	ldr	r3, [pc, #152]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003588:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800358c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003594:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003598:	4a21      	ldr	r2, [pc, #132]	@ (8003620 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800359a:	430b      	orrs	r3, r1
 800359c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80035a0:	e003      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80035a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80035aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b2:	2100      	movs	r1, #0
 80035b4:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035c4:	460b      	mov	r3, r1
 80035c6:	4313      	orrs	r3, r2
 80035c8:	d057      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80035ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80035d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035d6:	d033      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80035d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035dc:	d82c      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80035de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035e2:	d02f      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80035e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035e8:	d826      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80035ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80035ee:	d02b      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80035f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80035f4:	d820      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80035f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035fa:	d013      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80035fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003600:	d81a      	bhi.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003602:	2b00      	cmp	r3, #0
 8003604:	d022      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8003606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800360a:	d115      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800360c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003610:	3308      	adds	r3, #8
 8003612:	4618      	mov	r0, r3
 8003614:	f000 ffa6 	bl	8004564 <RCCEx_PLL2_Config>
 8003618:	4603      	mov	r3, r0
 800361a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800361e:	e016      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8003620:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003624:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003628:	3330      	adds	r3, #48	@ 0x30
 800362a:	4618      	mov	r0, r3
 800362c:	f001 f832 	bl	8004694 <RCCEx_PLL3_Config>
 8003630:	4603      	mov	r3, r0
 8003632:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8003636:	e00a      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800363e:	e006      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003640:	bf00      	nop
 8003642:	e004      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003644:	bf00      	nop
 8003646:	e002      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8003648:	bf00      	nop
 800364a:	e000      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800364c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10d      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8003656:	4bbb      	ldr	r3, [pc, #748]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003658:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800365c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003660:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003664:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003668:	4ab6      	ldr	r2, [pc, #728]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800366a:	430b      	orrs	r3, r1
 800366c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003670:	e003      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003672:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003676:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800367a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800367e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003682:	2100      	movs	r1, #0
 8003684:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800368c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003690:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003694:	460b      	mov	r3, r1
 8003696:	4313      	orrs	r3, r2
 8003698:	d055      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800369a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800369e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036a2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80036a6:	d031      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80036a8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80036ac:	d82a      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80036ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b2:	d02d      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80036b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b8:	d824      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80036ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036be:	d029      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80036c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036c4:	d81e      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80036c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036ca:	d011      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80036cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036d0:	d818      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d020      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80036d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036da:	d113      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036e0:	3308      	adds	r3, #8
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 ff3e 	bl	8004564 <RCCEx_PLL2_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80036ee:	e014      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036f4:	3330      	adds	r3, #48	@ 0x30
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 ffcc 	bl	8004694 <RCCEx_PLL3_Config>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8003702:	e00a      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800370a:	e006      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800370c:	bf00      	nop
 800370e:	e004      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003710:	bf00      	nop
 8003712:	e002      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003714:	bf00      	nop
 8003716:	e000      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800371a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10d      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8003722:	4b88      	ldr	r3, [pc, #544]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003724:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003728:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 800372c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003730:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003734:	4a83      	ldr	r2, [pc, #524]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003736:	430b      	orrs	r3, r1
 8003738:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800373c:	e003      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003742:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8003746:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	2100      	movs	r1, #0
 8003750:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8003754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003758:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800375c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003760:	460b      	mov	r3, r1
 8003762:	4313      	orrs	r3, r2
 8003764:	d055      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8003766:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800376a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800376e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003772:	d031      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8003774:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003778:	d82a      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800377a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800377e:	d02d      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8003780:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003784:	d824      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003786:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800378a:	d029      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800378c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003790:	d81e      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003792:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003796:	d011      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003798:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800379c:	d818      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d020      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80037a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037a6:	d113      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037ac:	3308      	adds	r3, #8
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fed8 	bl	8004564 <RCCEx_PLL2_Config>
 80037b4:	4603      	mov	r3, r0
 80037b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80037ba:	e014      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037c0:	3330      	adds	r3, #48	@ 0x30
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 ff66 	bl	8004694 <RCCEx_PLL3_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80037ce:	e00a      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80037d6:	e006      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80037d8:	bf00      	nop
 80037da:	e004      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80037dc:	bf00      	nop
 80037de:	e002      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80037e0:	bf00      	nop
 80037e2:	e000      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80037e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10d      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80037ee:	4b55      	ldr	r3, [pc, #340]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003800:	4a50      	ldr	r2, [pc, #320]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003802:	430b      	orrs	r3, r1
 8003804:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003808:	e003      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800380e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8003812:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381a:	2100      	movs	r1, #0
 800381c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8003820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003824:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003828:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800382c:	460b      	mov	r3, r1
 800382e:	4313      	orrs	r3, r2
 8003830:	d055      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8003832:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003836:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800383a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800383e:	d031      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8003840:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003844:	d82a      	bhi.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8003846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800384a:	d02d      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 800384c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003850:	d824      	bhi.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8003852:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003856:	d029      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8003858:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800385c:	d81e      	bhi.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800385e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003862:	d011      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8003864:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003868:	d818      	bhi.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800386e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003872:	d113      	bne.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003874:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003878:	3308      	adds	r3, #8
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fe72 	bl	8004564 <RCCEx_PLL2_Config>
 8003880:	4603      	mov	r3, r0
 8003882:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003886:	e014      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003888:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800388c:	3330      	adds	r3, #48	@ 0x30
 800388e:	4618      	mov	r0, r3
 8003890:	f000 ff00 	bl	8004694 <RCCEx_PLL3_Config>
 8003894:	4603      	mov	r3, r0
 8003896:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800389a:	e00a      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80038a2:	e006      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80038a4:	bf00      	nop
 80038a6:	e004      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80038a8:	bf00      	nop
 80038aa:	e002      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80038ac:	bf00      	nop
 80038ae:	e000      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80038b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10d      	bne.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80038ba:	4b22      	ldr	r3, [pc, #136]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038c0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80038c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038c8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038ce:	430b      	orrs	r3, r1
 80038d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80038d4:	e003      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80038ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038ee:	2300      	movs	r3, #0
 80038f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038f4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80038f8:	460b      	mov	r3, r1
 80038fa:	4313      	orrs	r3, r2
 80038fc:	d055      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80038fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003902:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003906:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800390a:	d035      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800390c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003910:	d82e      	bhi.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003912:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003916:	d031      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003918:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800391c:	d828      	bhi.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800391e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003922:	d01b      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8003924:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003928:	d822      	bhi.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800392e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003932:	d009      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8003934:	e01c      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003936:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	4a02      	ldr	r2, [pc, #8]	@ (8003944 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800393c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003940:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003942:	e01c      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8003944:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003948:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800394c:	3308      	adds	r3, #8
 800394e:	4618      	mov	r0, r3
 8003950:	f000 fe08 	bl	8004564 <RCCEx_PLL2_Config>
 8003954:	4603      	mov	r3, r0
 8003956:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800395a:	e010      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800395c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003960:	3330      	adds	r3, #48	@ 0x30
 8003962:	4618      	mov	r0, r3
 8003964:	f000 fe96 	bl	8004694 <RCCEx_PLL3_Config>
 8003968:	4603      	mov	r3, r0
 800396a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800396e:	e006      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003976:	e002      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003978:	bf00      	nop
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800397c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800397e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10d      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003986:	4bc3      	ldr	r3, [pc, #780]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800398c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003990:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003994:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003998:	4abe      	ldr	r2, [pc, #760]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800399a:	430b      	orrs	r3, r1
 800399c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80039a0:	e003      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80039a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80039aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b2:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80039b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039ba:	2300      	movs	r3, #0
 80039bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039c0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80039c4:	460b      	mov	r3, r1
 80039c6:	4313      	orrs	r3, r2
 80039c8:	d051      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80039ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80039d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039d6:	d033      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80039d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039dc:	d82c      	bhi.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80039de:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80039e2:	d02d      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80039e4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80039e8:	d826      	bhi.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80039ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039ee:	d019      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80039f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039f4:	d820      	bhi.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80039fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039fe:	d007      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8003a00:	e01a      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a02:	4ba4      	ldr	r3, [pc, #656]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	4aa3      	ldr	r2, [pc, #652]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a0e:	e018      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a14:	3308      	adds	r3, #8
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fda4 	bl	8004564 <RCCEx_PLL2_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a22:	e00e      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a28:	3330      	adds	r3, #48	@ 0x30
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 fe32 	bl	8004694 <RCCEx_PLL3_Config>
 8003a30:	4603      	mov	r3, r0
 8003a32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003a36:	e004      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a3e:	e000      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8003a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10d      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003a4a:	4b92      	ldr	r3, [pc, #584]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a50:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8003a54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a58:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003a5c:	4a8d      	ldr	r2, [pc, #564]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003a64:	e003      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003a6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a80:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003a84:	460b      	mov	r3, r1
 8003a86:	4313      	orrs	r3, r2
 8003a88:	d032      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003a8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003a92:	2b05      	cmp	r3, #5
 8003a94:	d80f      	bhi.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d211      	bcs.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d911      	bls.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d109      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003aa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003aa6:	3308      	adds	r3, #8
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 fd5b 	bl	8004564 <RCCEx_PLL2_Config>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ab4:	e006      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003abc:	e002      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003abe:	bf00      	nop
 8003ac0:	e000      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003ac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10d      	bne.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003acc:	4b71      	ldr	r3, [pc, #452]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ace:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ad2:	f023 0107 	bic.w	r1, r3, #7
 8003ad6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ada:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003ade:	4a6d      	ldr	r2, [pc, #436]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ae6:	e003      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003aec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003af0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af8:	2100      	movs	r1, #0
 8003afa:	6739      	str	r1, [r7, #112]	@ 0x70
 8003afc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b00:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b02:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003b06:	460b      	mov	r3, r1
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	d024      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d005      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003b22:	e002      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003b24:	bf00      	nop
 8003b26:	e000      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10d      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003b32:	4b58      	ldr	r3, [pc, #352]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b38:	f023 0108 	bic.w	r1, r3, #8
 8003b3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b44:	4a53      	ldr	r2, [pc, #332]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b46:	430b      	orrs	r3, r1
 8003b48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003b4c:	e003      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003b62:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b64:	2300      	movs	r3, #0
 8003b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b68:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f000 80b9 	beq.w	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003b74:	4b48      	ldr	r3, [pc, #288]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b78:	4a47      	ldr	r2, [pc, #284]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b80:	f7fc ff7c 	bl	8000a7c <HAL_GetTick>
 8003b84:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b88:	e00b      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8a:	f7fc ff77 	bl	8000a7c <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d903      	bls.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ba0:	e005      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0ed      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8003bae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f040 8093 	bne.w	8003cde <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bb8:	4b36      	ldr	r3, [pc, #216]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bc2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003bc6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d023      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8003bce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bd2:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8003bd6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d01b      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bde:	4b2d      	ldr	r3, [pc, #180]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003be0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003be8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bec:	4b29      	ldr	r3, [pc, #164]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bf2:	4a28      	ldr	r2, [pc, #160]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bfc:	4b25      	ldr	r3, [pc, #148]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c02:	4a24      	ldr	r2, [pc, #144]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c08:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c0c:	4a21      	ldr	r2, [pc, #132]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c0e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003c12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c16:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d019      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c22:	f7fc ff2b 	bl	8000a7c <HAL_GetTick>
 8003c26:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c2a:	e00d      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2c:	f7fc ff26 	bl	8000a7c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c36:	1ad2      	subs	r2, r2, r3
 8003c38:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d903      	bls.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8003c46:	e006      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c48:	4b12      	ldr	r3, [pc, #72]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0ea      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8003c56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d13a      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003c5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c62:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c6e:	d115      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8003c70:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003c78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c7c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003c80:	091b      	lsrs	r3, r3, #4
 8003c82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003c86:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003c8a:	4a02      	ldr	r2, [pc, #8]	@ (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	61d3      	str	r3, [r2, #28]
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003c92:	bf00      	nop
 8003c94:	44020c00 	.word	0x44020c00
 8003c98:	44020800 	.word	0x44020800
 8003c9c:	4b9f      	ldr	r3, [pc, #636]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	4a9e      	ldr	r2, [pc, #632]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ca2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ca6:	61d3      	str	r3, [r2, #28]
 8003ca8:	4b9c      	ldr	r3, [pc, #624]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003caa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cae:	4a9b      	ldr	r2, [pc, #620]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003cb8:	4b98      	ldr	r3, [pc, #608]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cba:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003cbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cc2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cca:	4a94      	ldr	r2, [pc, #592]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cd8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8003cdc:	e003      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ce2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cf8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	d035      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003d02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d06:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003d0a:	2b30      	cmp	r3, #48	@ 0x30
 8003d0c:	d014      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003d0e:	2b30      	cmp	r3, #48	@ 0x30
 8003d10:	d80e      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003d12:	2b20      	cmp	r3, #32
 8003d14:	d012      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003d16:	2b20      	cmp	r3, #32
 8003d18:	d80a      	bhi.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d010      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d106      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d22:	4b7e      	ldr	r3, [pc, #504]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	4a7d      	ldr	r2, [pc, #500]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d2c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003d2e:	e008      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d36:	e004      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003d38:	bf00      	nop
 8003d3a:	e002      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003d3c:	bf00      	nop
 8003d3e:	e000      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10d      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003d4a:	4b74      	ldr	r3, [pc, #464]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d50:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003d54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d58:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003d5c:	4a6f      	ldr	r2, [pc, #444]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d64:	e003      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d80:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003d84:	460b      	mov	r3, r1
 8003d86:	4313      	orrs	r3, r2
 8003d88:	d033      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003d8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d8e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003d96:	2b40      	cmp	r3, #64	@ 0x40
 8003d98:	d007      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003d9a:	e010      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d9c:	4b5f      	ldr	r3, [pc, #380]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da0:	4a5e      	ldr	r2, [pc, #376]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003da8:	e00d      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dae:	3308      	adds	r3, #8
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fbd7 	bl	8004564 <RCCEx_PLL2_Config>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003dbc:	e003      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10d      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003dce:	4b53      	ldr	r3, [pc, #332]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003dd4:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ddc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003de0:	4a4e      	ldr	r2, [pc, #312]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003de2:	430b      	orrs	r3, r1
 8003de4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003de8:	e003      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003df2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfa:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e00:	2300      	movs	r3, #0
 8003e02:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e04:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	d033      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003e0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e12:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003e1a:	2b80      	cmp	r3, #128	@ 0x80
 8003e1c:	d007      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003e1e:	e010      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e20:	4b3e      	ldr	r3, [pc, #248]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e24:	4a3d      	ldr	r2, [pc, #244]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e2a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003e2c:	e00d      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e32:	3308      	adds	r3, #8
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fb95 	bl	8004564 <RCCEx_PLL2_Config>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003e40:	e003      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10d      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003e52:	4b32      	ldr	r3, [pc, #200]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e58:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003e5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e60:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003e64:	4a2d      	ldr	r2, [pc, #180]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e66:	430b      	orrs	r3, r1
 8003e68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003e6c:	e003      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003e76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003e82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e84:	2300      	movs	r3, #0
 8003e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e88:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	d04a      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d827      	bhi.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8003e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8003ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea4:	08003eb9 	.word	0x08003eb9
 8003ea8:	08003ec7 	.word	0x08003ec7
 8003eac:	08003edb 	.word	0x08003edb
 8003eb0:	08003ef7 	.word	0x08003ef7
 8003eb4:	08003ef7 	.word	0x08003ef7
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb8:	4b18      	ldr	r3, [pc, #96]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebc:	4a17      	ldr	r2, [pc, #92]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ec2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ec4:	e018      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ec6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eca:	3308      	adds	r3, #8
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 fb49 	bl	8004564 <RCCEx_PLL2_Config>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ed8:	e00e      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003eda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ede:	3330      	adds	r3, #48	@ 0x30
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fbd7 	bl	8004694 <RCCEx_PLL3_Config>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003eec:	e004      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ef4:	e000      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8003ef6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10f      	bne.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003f00:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f06:	f023 0107 	bic.w	r1, r3, #7
 8003f0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f12:	4a02      	ldr	r2, [pc, #8]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f14:	430b      	orrs	r3, r1
 8003f16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f1a:	e005      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8003f1c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f20:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f24:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003f28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f30:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003f34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f36:	2300      	movs	r3, #0
 8003f38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f3a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f000 8081 	beq.w	8004048 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003f46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f4a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d85f      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8003f52:	a201      	add	r2, pc, #4	@ (adr r2, 8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8003f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f58:	08003fdd 	.word	0x08003fdd
 8003f5c:	08004013 	.word	0x08004013
 8003f60:	08004013 	.word	0x08004013
 8003f64:	08004013 	.word	0x08004013
 8003f68:	08004013 	.word	0x08004013
 8003f6c:	08004013 	.word	0x08004013
 8003f70:	08004013 	.word	0x08004013
 8003f74:	08004013 	.word	0x08004013
 8003f78:	08003feb 	.word	0x08003feb
 8003f7c:	08004013 	.word	0x08004013
 8003f80:	08004013 	.word	0x08004013
 8003f84:	08004013 	.word	0x08004013
 8003f88:	08004013 	.word	0x08004013
 8003f8c:	08004013 	.word	0x08004013
 8003f90:	08004013 	.word	0x08004013
 8003f94:	08004013 	.word	0x08004013
 8003f98:	08003fff 	.word	0x08003fff
 8003f9c:	08004013 	.word	0x08004013
 8003fa0:	08004013 	.word	0x08004013
 8003fa4:	08004013 	.word	0x08004013
 8003fa8:	08004013 	.word	0x08004013
 8003fac:	08004013 	.word	0x08004013
 8003fb0:	08004013 	.word	0x08004013
 8003fb4:	08004013 	.word	0x08004013
 8003fb8:	0800401b 	.word	0x0800401b
 8003fbc:	08004013 	.word	0x08004013
 8003fc0:	08004013 	.word	0x08004013
 8003fc4:	08004013 	.word	0x08004013
 8003fc8:	08004013 	.word	0x08004013
 8003fcc:	08004013 	.word	0x08004013
 8003fd0:	08004013 	.word	0x08004013
 8003fd4:	08004013 	.word	0x08004013
 8003fd8:	0800401b 	.word	0x0800401b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fdc:	4bab      	ldr	r3, [pc, #684]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe0:	4aaa      	ldr	r2, [pc, #680]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003fe8:	e018      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fee:	3308      	adds	r3, #8
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 fab7 	bl	8004564 <RCCEx_PLL2_Config>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003ffc:	e00e      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ffe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004002:	3330      	adds	r3, #48	@ 0x30
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fb45 	bl	8004694 <RCCEx_PLL3_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004010:	e004      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004018:	e000      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800401a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10d      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004024:	4b99      	ldr	r3, [pc, #612]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800402a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800402e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004032:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004036:	4a95      	ldr	r2, [pc, #596]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004038:	430b      	orrs	r3, r1
 800403a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800403e:	e003      	b.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004040:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004044:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004048:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004054:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004056:	2300      	movs	r3, #0
 8004058:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800405a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800405e:	460b      	mov	r3, r1
 8004060:	4313      	orrs	r3, r2
 8004062:	d04e      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004064:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800406c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004070:	d02e      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8004072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004076:	d827      	bhi.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004078:	2bc0      	cmp	r3, #192	@ 0xc0
 800407a:	d02b      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 800407c:	2bc0      	cmp	r3, #192	@ 0xc0
 800407e:	d823      	bhi.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004080:	2b80      	cmp	r3, #128	@ 0x80
 8004082:	d017      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8004084:	2b80      	cmp	r3, #128	@ 0x80
 8004086:	d81f      	bhi.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 800408c:	2b40      	cmp	r3, #64	@ 0x40
 800408e:	d007      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8004090:	e01a      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004092:	4b7e      	ldr	r3, [pc, #504]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004096:	4a7d      	ldr	r2, [pc, #500]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800409c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800409e:	e01a      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040a4:	3308      	adds	r3, #8
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fa5c 	bl	8004564 <RCCEx_PLL2_Config>
 80040ac:	4603      	mov	r3, r0
 80040ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80040b2:	e010      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040b8:	3330      	adds	r3, #48	@ 0x30
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 faea 	bl	8004694 <RCCEx_PLL3_Config>
 80040c0:	4603      	mov	r3, r0
 80040c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80040c6:	e006      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80040ce:	e002      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80040d0:	bf00      	nop
 80040d2:	e000      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80040d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10d      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80040de:	4b6b      	ldr	r3, [pc, #428]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80040e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040e4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80040e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80040f0:	4a66      	ldr	r2, [pc, #408]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80040f2:	430b      	orrs	r3, r1
 80040f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040f8:	e003      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040fe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8004102:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004110:	2300      	movs	r3, #0
 8004112:	637b      	str	r3, [r7, #52]	@ 0x34
 8004114:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004118:	460b      	mov	r3, r1
 800411a:	4313      	orrs	r3, r2
 800411c:	d055      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800411e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004122:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004126:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800412a:	d031      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 800412c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004130:	d82a      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004132:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004136:	d02d      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8004138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800413c:	d824      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800413e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004142:	d029      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8004144:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004148:	d81e      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800414a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414e:	d011      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8004150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004154:	d818      	bhi.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8004156:	2b00      	cmp	r3, #0
 8004158:	d020      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800415a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800415e:	d113      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004160:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004164:	3308      	adds	r3, #8
 8004166:	4618      	mov	r0, r3
 8004168:	f000 f9fc 	bl	8004564 <RCCEx_PLL2_Config>
 800416c:	4603      	mov	r3, r0
 800416e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004172:	e014      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004174:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004178:	3330      	adds	r3, #48	@ 0x30
 800417a:	4618      	mov	r0, r3
 800417c:	f000 fa8a 	bl	8004694 <RCCEx_PLL3_Config>
 8004180:	4603      	mov	r3, r0
 8004182:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004186:	e00a      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800418e:	e006      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004190:	bf00      	nop
 8004192:	e004      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004194:	bf00      	nop
 8004196:	e002      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004198:	bf00      	nop
 800419a:	e000      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800419c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800419e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10d      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80041a6:	4b39      	ldr	r3, [pc, #228]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041ac:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80041b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041b4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80041b8:	4a34      	ldr	r2, [pc, #208]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041ba:	430b      	orrs	r3, r1
 80041bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041c0:	e003      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 80041ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80041d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041d8:	2300      	movs	r3, #0
 80041da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80041e0:	460b      	mov	r3, r1
 80041e2:	4313      	orrs	r3, r2
 80041e4:	d058      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80041e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80041f2:	d031      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80041f4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80041f8:	d82a      	bhi.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80041fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041fe:	d02d      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8004200:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004204:	d824      	bhi.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004206:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800420a:	d029      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800420c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004210:	d81e      	bhi.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004216:	d011      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8004218:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800421c:	d818      	bhi.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800421e:	2b00      	cmp	r3, #0
 8004220:	d020      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8004222:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004226:	d113      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004228:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800422c:	3308      	adds	r3, #8
 800422e:	4618      	mov	r0, r3
 8004230:	f000 f998 	bl	8004564 <RCCEx_PLL2_Config>
 8004234:	4603      	mov	r3, r0
 8004236:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800423a:	e014      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800423c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004240:	3330      	adds	r3, #48	@ 0x30
 8004242:	4618      	mov	r0, r3
 8004244:	f000 fa26 	bl	8004694 <RCCEx_PLL3_Config>
 8004248:	4603      	mov	r3, r0
 800424a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800424e:	e00a      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004256:	e006      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004258:	bf00      	nop
 800425a:	e004      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800425c:	bf00      	nop
 800425e:	e002      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004260:	bf00      	nop
 8004262:	e000      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8004264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004266:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800426a:	2b00      	cmp	r3, #0
 800426c:	d110      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800426e:	4b07      	ldr	r3, [pc, #28]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004274:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004278:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800427c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004280:	4902      	ldr	r1, [pc, #8]	@ (800428c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004288:	e006      	b.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800428a:	bf00      	nop
 800428c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004290:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004294:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004298:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	2100      	movs	r1, #0
 80042a2:	6239      	str	r1, [r7, #32]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042aa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80042ae:	460b      	mov	r3, r1
 80042b0:	4313      	orrs	r3, r2
 80042b2:	d055      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 80042b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042bc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80042c0:	d031      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 80042c2:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80042c6:	d82a      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80042c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042cc:	d02d      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 80042ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042d2:	d824      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80042d4:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80042d8:	d029      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 80042da:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80042de:	d81e      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e4:	d011      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ea:	d818      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d020      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80042f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f4:	d113      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042fa:	3308      	adds	r3, #8
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 f931 	bl	8004564 <RCCEx_PLL2_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004308:	e014      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800430a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800430e:	3330      	adds	r3, #48	@ 0x30
 8004310:	4618      	mov	r0, r3
 8004312:	f000 f9bf 	bl	8004694 <RCCEx_PLL3_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800431c:	e00a      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004324:	e006      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004326:	bf00      	nop
 8004328:	e004      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800432a:	bf00      	nop
 800432c:	e002      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800432e:	bf00      	nop
 8004330:	e000      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8004332:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004334:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10d      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800433c:	4b88      	ldr	r3, [pc, #544]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800433e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004342:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8004346:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800434a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800434e:	4984      	ldr	r1, [pc, #528]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004350:	4313      	orrs	r3, r2
 8004352:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004356:	e003      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800435c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004360:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	2100      	movs	r1, #0
 800436a:	61b9      	str	r1, [r7, #24]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004376:	460b      	mov	r3, r1
 8004378:	4313      	orrs	r3, r2
 800437a:	d03d      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800437c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004380:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004384:	2b03      	cmp	r3, #3
 8004386:	d81c      	bhi.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004388:	a201      	add	r2, pc, #4	@ (adr r2, 8004390 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800438a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800438e:	bf00      	nop
 8004390:	080043cb 	.word	0x080043cb
 8004394:	080043a1 	.word	0x080043a1
 8004398:	080043af 	.word	0x080043af
 800439c:	080043cb 	.word	0x080043cb
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a4:	4a6e      	ldr	r2, [pc, #440]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043aa:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80043ac:	e00e      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043b2:	3308      	adds	r3, #8
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 f8d5 	bl	8004564 <RCCEx_PLL2_Config>
 80043ba:	4603      	mov	r3, r0
 80043bc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80043c0:	e004      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043c8:	e000      	b.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 80043ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043cc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10d      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80043d4:	4b62      	ldr	r3, [pc, #392]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043da:	f023 0203 	bic.w	r2, r3, #3
 80043de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80043e6:	495e      	ldr	r1, [pc, #376]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80043ee:	e003      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	2100      	movs	r1, #0
 8004402:	6139      	str	r1, [r7, #16]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	617b      	str	r3, [r7, #20]
 800440a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800440e:	460b      	mov	r3, r1
 8004410:	4313      	orrs	r3, r2
 8004412:	d03a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004414:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004418:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800441c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004420:	d00e      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8004422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004426:	d815      	bhi.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8004428:	2b00      	cmp	r3, #0
 800442a:	d017      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800442c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004430:	d110      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004432:	4b4b      	ldr	r3, [pc, #300]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004436:	4a4a      	ldr	r2, [pc, #296]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800443c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800443e:	e00e      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004444:	3308      	adds	r3, #8
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f88c 	bl	8004564 <RCCEx_PLL2_Config>
 800444c:	4603      	mov	r3, r0
 800444e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004452:	e004      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10d      	bne.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004466:	4b3e      	ldr	r3, [pc, #248]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004468:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800446c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004470:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004474:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004478:	4939      	ldr	r1, [pc, #228]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004480:	e003      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004482:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004486:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800448a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	2100      	movs	r1, #0
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80044a0:	460b      	mov	r3, r1
 80044a2:	4313      	orrs	r3, r2
 80044a4:	d038      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80044a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044aa:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044ae:	2b30      	cmp	r3, #48	@ 0x30
 80044b0:	d01b      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 80044b2:	2b30      	cmp	r3, #48	@ 0x30
 80044b4:	d815      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d002      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 80044ba:	2b20      	cmp	r3, #32
 80044bc:	d007      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 80044be:	e010      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044c0:	4b27      	ldr	r3, [pc, #156]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c4:	4a26      	ldr	r2, [pc, #152]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80044cc:	e00e      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044d2:	3330      	adds	r3, #48	@ 0x30
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 f8dd 	bl	8004694 <RCCEx_PLL3_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80044e0:	e004      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044e8:	e000      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80044ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10d      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80044f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80044fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004502:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004506:	4916      	ldr	r1, [pc, #88]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800450e:	e003      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004510:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004514:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004518:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800451c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004520:	2100      	movs	r1, #0
 8004522:	6039      	str	r1, [r7, #0]
 8004524:	f003 0308 	and.w	r3, r3, #8
 8004528:	607b      	str	r3, [r7, #4]
 800452a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800452e:	460b      	mov	r3, r1
 8004530:	4313      	orrs	r3, r2
 8004532:	d00c      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8004534:	4b0a      	ldr	r3, [pc, #40]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004536:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800453a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800453e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004542:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8004546:	4906      	ldr	r1, [pc, #24]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800454e:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8004552:	4618      	mov	r0, r3
 8004554:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8004558:	46bd      	mov	sp, r7
 800455a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800455e:	bf00      	nop
 8004560:	44020c00 	.word	0x44020c00

08004564 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800456c:	4b48      	ldr	r3, [pc, #288]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a47      	ldr	r2, [pc, #284]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004576:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004578:	f7fc fa80 	bl	8000a7c <HAL_GetTick>
 800457c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800457e:	e008      	b.n	8004592 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004580:	f7fc fa7c 	bl	8000a7c <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e07a      	b.n	8004688 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004592:	4b3f      	ldr	r3, [pc, #252]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f0      	bne.n	8004580 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800459e:	4b3c      	ldr	r3, [pc, #240]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 80045a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045a6:	f023 0303 	bic.w	r3, r3, #3
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6811      	ldr	r1, [r2, #0]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	6852      	ldr	r2, [r2, #4]
 80045b2:	0212      	lsls	r2, r2, #8
 80045b4:	430a      	orrs	r2, r1
 80045b6:	4936      	ldr	r1, [pc, #216]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	025b      	lsls	r3, r3, #9
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	041b      	lsls	r3, r3, #16
 80045da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	3b01      	subs	r3, #1
 80045e6:	061b      	lsls	r3, r3, #24
 80045e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80045ec:	4928      	ldr	r1, [pc, #160]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80045f2:	4b27      	ldr	r3, [pc, #156]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 80045f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f6:	f023 020c 	bic.w	r2, r3, #12
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	4924      	ldr	r1, [pc, #144]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004600:	4313      	orrs	r3, r2
 8004602:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004604:	4b22      	ldr	r3, [pc, #136]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	f023 0220 	bic.w	r2, r3, #32
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	491f      	ldr	r1, [pc, #124]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004612:	4313      	orrs	r3, r2
 8004614:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004616:	4b1e      	ldr	r3, [pc, #120]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	491c      	ldr	r1, [pc, #112]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004620:	4313      	orrs	r3, r2
 8004622:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8004624:	4b1a      	ldr	r3, [pc, #104]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	4a19      	ldr	r2, [pc, #100]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800462a:	f023 0310 	bic.w	r3, r3, #16
 800462e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8004630:	4b17      	ldr	r3, [pc, #92]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004634:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004638:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6a12      	ldr	r2, [r2, #32]
 8004640:	00d2      	lsls	r2, r2, #3
 8004642:	4913      	ldr	r1, [pc, #76]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004644:	4313      	orrs	r3, r2
 8004646:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004648:	4b11      	ldr	r3, [pc, #68]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800464a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464c:	4a10      	ldr	r2, [pc, #64]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800464e:	f043 0310 	orr.w	r3, r3, #16
 8004652:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8004654:	4b0e      	ldr	r3, [pc, #56]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0d      	ldr	r2, [pc, #52]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800465a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800465e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004660:	f7fc fa0c 	bl	8000a7c <HAL_GetTick>
 8004664:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004666:	e008      	b.n	800467a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004668:	f7fc fa08 	bl	8000a7c <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e006      	b.n	8004688 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800467a:	4b05      	ldr	r3, [pc, #20]	@ (8004690 <RCCEx_PLL2_Config+0x12c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0f0      	beq.n	8004668 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004686:	2300      	movs	r3, #0

}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	44020c00 	.word	0x44020c00

08004694 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800469c:	4b48      	ldr	r3, [pc, #288]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a47      	ldr	r2, [pc, #284]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 80046a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80046a8:	f7fc f9e8 	bl	8000a7c <HAL_GetTick>
 80046ac:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046ae:	e008      	b.n	80046c2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80046b0:	f7fc f9e4 	bl	8000a7c <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e07a      	b.n	80047b8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046c2:	4b3f      	ldr	r3, [pc, #252]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f0      	bne.n	80046b0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80046ce:	4b3c      	ldr	r3, [pc, #240]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046d6:	f023 0303 	bic.w	r3, r3, #3
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	6811      	ldr	r1, [r2, #0]
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6852      	ldr	r2, [r2, #4]
 80046e2:	0212      	lsls	r2, r2, #8
 80046e4:	430a      	orrs	r2, r1
 80046e6:	4936      	ldr	r1, [pc, #216]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	630b      	str	r3, [r1, #48]	@ 0x30
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	3b01      	subs	r3, #1
 80046f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	025b      	lsls	r3, r3, #9
 80046fe:	b29b      	uxth	r3, r3
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	3b01      	subs	r3, #1
 8004708:	041b      	lsls	r3, r3, #16
 800470a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	3b01      	subs	r3, #1
 8004716:	061b      	lsls	r3, r3, #24
 8004718:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800471c:	4928      	ldr	r1, [pc, #160]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800471e:	4313      	orrs	r3, r2
 8004720:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004722:	4b27      	ldr	r3, [pc, #156]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004726:	f023 020c 	bic.w	r2, r3, #12
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	4924      	ldr	r1, [pc, #144]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004730:	4313      	orrs	r3, r2
 8004732:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8004734:	4b22      	ldr	r3, [pc, #136]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004738:	f023 0220 	bic.w	r2, r3, #32
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	491f      	ldr	r1, [pc, #124]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004742:	4313      	orrs	r3, r2
 8004744:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8004746:	4b1e      	ldr	r3, [pc, #120]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474e:	491c      	ldr	r1, [pc, #112]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004750:	4313      	orrs	r3, r2
 8004752:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8004754:	4b1a      	ldr	r3, [pc, #104]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004758:	4a19      	ldr	r2, [pc, #100]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800475a:	f023 0310 	bic.w	r3, r3, #16
 800475e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8004760:	4b17      	ldr	r3, [pc, #92]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004764:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004768:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	6a12      	ldr	r2, [r2, #32]
 8004770:	00d2      	lsls	r2, r2, #3
 8004772:	4913      	ldr	r1, [pc, #76]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004774:	4313      	orrs	r3, r2
 8004776:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8004778:	4b11      	ldr	r3, [pc, #68]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800477a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477c:	4a10      	ldr	r2, [pc, #64]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800477e:	f043 0310 	orr.w	r3, r3, #16
 8004782:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8004784:	4b0e      	ldr	r3, [pc, #56]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a0d      	ldr	r2, [pc, #52]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 800478a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800478e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004790:	f7fc f974 	bl	8000a7c <HAL_GetTick>
 8004794:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004796:	e008      	b.n	80047aa <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004798:	f7fc f970 	bl	8000a7c <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e006      	b.n	80047b8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047aa:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <RCCEx_PLL3_Config+0x12c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f0      	beq.n	8004798 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	44020c00 	.word	0x44020c00

080047c4 <__NVIC_SetPriority>:
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	6039      	str	r1, [r7, #0]
 80047ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80047d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	db0a      	blt.n	80047ee <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	b2da      	uxtb	r2, r3
 80047dc:	490c      	ldr	r1, [pc, #48]	@ (8004810 <__NVIC_SetPriority+0x4c>)
 80047de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047e2:	0112      	lsls	r2, r2, #4
 80047e4:	b2d2      	uxtb	r2, r2
 80047e6:	440b      	add	r3, r1
 80047e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80047ec:	e00a      	b.n	8004804 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	4908      	ldr	r1, [pc, #32]	@ (8004814 <__NVIC_SetPriority+0x50>)
 80047f4:	88fb      	ldrh	r3, [r7, #6]
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	3b04      	subs	r3, #4
 80047fc:	0112      	lsls	r2, r2, #4
 80047fe:	b2d2      	uxtb	r2, r2
 8004800:	440b      	add	r3, r1
 8004802:	761a      	strb	r2, [r3, #24]
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000e100 	.word	0xe000e100
 8004814:	e000ed00 	.word	0xe000ed00

08004818 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 800481c:	4b05      	ldr	r3, [pc, #20]	@ (8004834 <SysTick_Handler+0x1c>)
 800481e:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004820:	f001 ff68 	bl	80066f4 <xTaskGetSchedulerState>
 8004824:	4603      	mov	r3, r0
 8004826:	2b01      	cmp	r3, #1
 8004828:	d001      	beq.n	800482e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800482a:	f002 fb9b 	bl	8006f64 <xPortSysTickHandler>
  }
}
 800482e:	bf00      	nop
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	e000e010 	.word	0xe000e010

08004838 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 800483c:	2100      	movs	r1, #0
 800483e:	f06f 0004 	mvn.w	r0, #4
 8004842:	f7ff ffbf 	bl	80047c4 <__NVIC_SetPriority>
#endif
}
 8004846:	bf00      	nop
 8004848:	bd80      	pop	{r7, pc}

0800484a <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 800484a:	b580      	push	{r7, lr}
 800484c:	b086      	sub	sp, #24
 800484e:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004854:	f3ef 8305 	mrs	r3, IPSR
 8004858:	60fb      	str	r3, [r7, #12]
  return(result);
 800485a:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8004860:	2301      	movs	r3, #1
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	e013      	b.n	800488e <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8004866:	f001 ff45 	bl	80066f4 <xTaskGetSchedulerState>
 800486a:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d00d      	beq.n	800488e <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004872:	f3ef 8310 	mrs	r3, PRIMASK
 8004876:	60bb      	str	r3, [r7, #8]
  return(result);
 8004878:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 800487a:	2b00      	cmp	r3, #0
 800487c:	d105      	bne.n	800488a <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800487e:	f3ef 8311 	mrs	r3, BASEPRI
 8004882:	607b      	str	r3, [r7, #4]
  return(result);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 800488a:	2301      	movs	r3, #1
 800488c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 800488e:	697b      	ldr	r3, [r7, #20]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3718      	adds	r7, #24
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 800489e:	f7ff ffd4 	bl	800484a <IRQ_Context>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <osKernelInitialize+0x18>
    stat = osErrorISR;
 80048a8:	f06f 0305 	mvn.w	r3, #5
 80048ac:	607b      	str	r3, [r7, #4]
 80048ae:	e012      	b.n	80048d6 <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 80048b0:	f001 ff20 	bl	80066f4 <xTaskGetSchedulerState>
 80048b4:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d109      	bne.n	80048d0 <osKernelInitialize+0x38>
 80048bc:	4b08      	ldr	r3, [pc, #32]	@ (80048e0 <osKernelInitialize+0x48>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d105      	bne.n	80048d0 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80048c4:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <osKernelInitialize+0x48>)
 80048c6:	2201      	movs	r2, #1
 80048c8:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	607b      	str	r3, [r7, #4]
 80048ce:	e002      	b.n	80048d6 <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 80048d0:	f04f 33ff 	mov.w	r3, #4294967295
 80048d4:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 80048d6:	687b      	ldr	r3, [r7, #4]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	200000a8 	.word	0x200000a8

080048e4 <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 80048ea:	f7ff ffae 	bl	800484a <IRQ_Context>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <osKernelStart+0x18>
    stat = osErrorISR;
 80048f4:	f06f 0305 	mvn.w	r3, #5
 80048f8:	607b      	str	r3, [r7, #4]
 80048fa:	e016      	b.n	800492a <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 80048fc:	f001 fefa 	bl	80066f4 <xTaskGetSchedulerState>
 8004900:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d10d      	bne.n	8004924 <osKernelStart+0x40>
 8004908:	4b0a      	ldr	r3, [pc, #40]	@ (8004934 <osKernelStart+0x50>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d109      	bne.n	8004924 <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004910:	f7ff ff92 	bl	8004838 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8004914:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <osKernelStart+0x50>)
 8004916:	2202      	movs	r2, #2
 8004918:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800491a:	f001 f9ad 	bl	8005c78 <vTaskStartScheduler>
      stat = osOK;
 800491e:	2300      	movs	r3, #0
 8004920:	607b      	str	r3, [r7, #4]
 8004922:	e002      	b.n	800492a <osKernelStart+0x46>
    } else {
      stat = osError;
 8004924:	f04f 33ff 	mov.w	r3, #4294967295
 8004928:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 800492a:	687b      	ldr	r3, [r7, #4]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3708      	adds	r7, #8
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	200000a8 	.word	0x200000a8

08004938 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004938:	b580      	push	{r7, lr}
 800493a:	b08e      	sub	sp, #56	@ 0x38
 800493c:	af04      	add	r7, sp, #16
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8004948:	f7ff ff7f 	bl	800484a <IRQ_Context>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d17e      	bne.n	8004a50 <osThreadNew+0x118>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d07b      	beq.n	8004a50 <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8004958:	2380      	movs	r3, #128	@ 0x80
 800495a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800495c:	2318      	movs	r3, #24
 800495e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004964:	f04f 33ff 	mov.w	r3, #4294967295
 8004968:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d045      	beq.n	80049fc <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <osThreadNew+0x46>
        name = attr->name;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d008      	beq.n	80049a4 <osThreadNew+0x6c>
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2b38      	cmp	r3, #56	@ 0x38
 8004996:	d805      	bhi.n	80049a4 <osThreadNew+0x6c>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 80049a4:	2300      	movs	r3, #0
 80049a6:	e054      	b.n	8004a52 <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	089b      	lsrs	r3, r3, #2
 80049b6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00e      	beq.n	80049de <osThreadNew+0xa6>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	2b5b      	cmp	r3, #91	@ 0x5b
 80049c6:	d90a      	bls.n	80049de <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d006      	beq.n	80049de <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 80049d8:	2301      	movs	r3, #1
 80049da:	61bb      	str	r3, [r7, #24]
 80049dc:	e010      	b.n	8004a00 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10c      	bne.n	8004a00 <osThreadNew+0xc8>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d108      	bne.n	8004a00 <osThreadNew+0xc8>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d104      	bne.n	8004a00 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	e001      	b.n	8004a00 <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 80049fc:	2300      	movs	r3, #0
 80049fe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d110      	bne.n	8004a28 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a0e:	9202      	str	r2, [sp, #8]
 8004a10:	9301      	str	r3, [sp, #4]
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	6a3a      	ldr	r2, [r7, #32]
 8004a1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 ff5b 	bl	80058d8 <xTaskCreateStatic>
 8004a22:	4603      	mov	r3, r0
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	e013      	b.n	8004a50 <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d110      	bne.n	8004a50 <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	f107 0314 	add.w	r3, r7, #20
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 ff96 	bl	8005972 <xTaskCreate>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d001      	beq.n	8004a50 <osThreadNew+0x118>
            hTask = NULL;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8004a50:	697b      	ldr	r3, [r7, #20]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3728      	adds	r7, #40	@ 0x28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b084      	sub	sp, #16
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 8004a62:	f7ff fef2 	bl	800484a <IRQ_Context>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <osDelay+0x1a>
    stat = osErrorISR;
 8004a6c:	f06f 0305 	mvn.w	r3, #5
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	e007      	b.n	8004a84 <osDelay+0x2a>
  }
  else {
    stat = osOK;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <osDelay+0x2a>
      vTaskDelay(ticks);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f001 f8d4 	bl	8005c2c <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 8004a84:	68fb      	ldr	r3, [r7, #12]
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <osMessageQueueNew>:

  Limitations:
  - The memory for control block and and message data must be provided in the
    osThreadAttr_t structure in order to allocate object statically.
*/
osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b088      	sub	sp, #32
 8004a92:	af02      	add	r7, sp, #8
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
  QueueHandle_t hQueue;
  int32_t mem;

  hQueue = NULL;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (msg_count > 0U) && (msg_size > 0U)) {
 8004a9e:	f7ff fed4 	bl	800484a <IRQ_Context>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d15f      	bne.n	8004b68 <osMessageQueueNew+0xda>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d05c      	beq.n	8004b68 <osMessageQueueNew+0xda>
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d059      	beq.n	8004b68 <osMessageQueueNew+0xda>
    mem = -1;
 8004ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab8:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d029      	beq.n	8004b14 <osMessageQueueNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d012      	beq.n	8004aee <osMessageQueueNew+0x60>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	2b4f      	cmp	r3, #79	@ 0x4f
 8004ace:	d90e      	bls.n	8004aee <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00a      	beq.n	8004aee <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	695a      	ldr	r2, [r3, #20]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	68b9      	ldr	r1, [r7, #8]
 8004ae0:	fb01 f303 	mul.w	r3, r1, r3
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d302      	bcc.n	8004aee <osMessageQueueNew+0x60>
        /* The memory for control block and message data is provided, use static object */
        mem = 1;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	e014      	b.n	8004b18 <osMessageQueueNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d110      	bne.n	8004b18 <osMessageQueueNew+0x8a>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10c      	bne.n	8004b18 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d108      	bne.n	8004b18 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d104      	bne.n	8004b18 <osMessageQueueNew+0x8a>
          /* Control block will be allocated from the dynamic pool */
          mem = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	613b      	str	r3, [r7, #16]
 8004b12:	e001      	b.n	8004b18 <osMessageQueueNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8004b14:	2300      	movs	r3, #0
 8004b16:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d10b      	bne.n	8004b36 <osMessageQueueNew+0xa8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691a      	ldr	r2, [r3, #16]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	2100      	movs	r1, #0
 8004b28:	9100      	str	r1, [sp, #0]
 8004b2a:	68b9      	ldr	r1, [r7, #8]
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 fa10 	bl	8004f52 <xQueueGenericCreateStatic>
 8004b32:	6178      	str	r0, [r7, #20]
 8004b34:	e008      	b.n	8004b48 <osMessageQueueNew+0xba>
      #endif
    }
    else {
      if (mem == 0) {
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <osMessageQueueNew+0xba>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	68b9      	ldr	r1, [r7, #8]
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 fa4f 	bl	8004fe4 <xQueueGenericCreate>
 8004b46:	6178      	str	r0, [r7, #20]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00c      	beq.n	8004b68 <osMessageQueueNew+0xda>
      if ((attr != NULL) && (attr->name != NULL)) {
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d009      	beq.n	8004b68 <osMessageQueueNew+0xda>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <osMessageQueueNew+0xda>
        /* Only non-NULL name objects are added to the Queue Registry */
        vQueueAddToRegistry (hQueue, attr->name);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4619      	mov	r1, r3
 8004b62:	6978      	ldr	r0, [r7, #20]
 8004b64:	f000 fe3e 	bl	80057e4 <vQueueAddToRegistry>
    #endif

  }

  /* Return message queue ID */
  return ((osMessageQueueId_t)hQueue);
 8004b68:	697b      	ldr	r3, [r7, #20]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <osMessageQueuePut>:
  Put a Message into a Queue or timeout if Queue is full.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8004b8c:	f7ff fe5d 	bl	800484a <IRQ_Context>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d024      	beq.n	8004be0 <osMessageQueuePut+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <osMessageQueuePut+0x34>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <osMessageQueuePut+0x34>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <osMessageQueuePut+0x3c>
      stat = osErrorParameter;
 8004ba8:	f06f 0303 	mvn.w	r3, #3
 8004bac:	61fb      	str	r3, [r7, #28]
 8004bae:	e034      	b.n	8004c1a <osMessageQueuePut+0xa6>
    }
    else {
      yield = pdFALSE;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004bb4:	f107 0214 	add.w	r2, r7, #20
 8004bb8:	2300      	movs	r3, #0
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	69b8      	ldr	r0, [r7, #24]
 8004bbe:	f000 fb4c 	bl	800525a <xQueueGenericSendFromISR>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d003      	beq.n	8004bd0 <osMessageQueuePut+0x5c>
        stat = osErrorResource;
 8004bc8:	f06f 0302 	mvn.w	r3, #2
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	e024      	b.n	8004c1a <osMessageQueuePut+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d021      	beq.n	8004c1a <osMessageQueuePut+0xa6>
 8004bd6:	4b13      	ldr	r3, [pc, #76]	@ (8004c24 <osMessageQueuePut+0xb0>)
 8004bd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	e01c      	b.n	8004c1a <osMessageQueuePut+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <osMessageQueuePut+0x78>
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d103      	bne.n	8004bf4 <osMessageQueuePut+0x80>
      stat = osErrorParameter;
 8004bec:	f06f 0303 	mvn.w	r3, #3
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	e012      	b.n	8004c1a <osMessageQueuePut+0xa6>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	69b8      	ldr	r0, [r7, #24]
 8004bfc:	f000 fa60 	bl	80050c0 <xQueueGenericSend>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d009      	beq.n	8004c1a <osMessageQueuePut+0xa6>
        if (timeout != 0U) {
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <osMessageQueuePut+0xa0>
          stat = osErrorTimeout;
 8004c0c:	f06f 0301 	mvn.w	r3, #1
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	e002      	b.n	8004c1a <osMessageQueuePut+0xa6>
        } else {
          stat = osErrorResource;
 8004c14:	f06f 0302 	mvn.w	r3, #2
 8004c18:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8004c1a:	69fb      	ldr	r3, [r7, #28]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3720      	adds	r7, #32
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	e000ed04 	.word	0xe000ed04

08004c28 <osMessageQueueGet>:
  Get a Message from a Queue or timeout if Queue is empty.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8004c3e:	f7ff fe04 	bl	800484a <IRQ_Context>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d024      	beq.n	8004c92 <osMessageQueueGet+0x6a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d005      	beq.n	8004c5a <osMessageQueueGet+0x32>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <osMessageQueueGet+0x32>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8004c5a:	f06f 0303 	mvn.w	r3, #3
 8004c5e:	61fb      	str	r3, [r7, #28]
 8004c60:	e033      	b.n	8004cca <osMessageQueueGet+0xa2>
    }
    else {
      yield = pdFALSE;
 8004c62:	2300      	movs	r3, #0
 8004c64:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004c66:	f107 0314 	add.w	r3, r7, #20
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68b9      	ldr	r1, [r7, #8]
 8004c6e:	69b8      	ldr	r0, [r7, #24]
 8004c70:	f000 fc35 	bl	80054de <xQueueReceiveFromISR>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d003      	beq.n	8004c82 <osMessageQueueGet+0x5a>
        stat = osErrorResource;
 8004c7a:	f06f 0302 	mvn.w	r3, #2
 8004c7e:	61fb      	str	r3, [r7, #28]
 8004c80:	e023      	b.n	8004cca <osMessageQueueGet+0xa2>
      } else {
        portYIELD_FROM_ISR (yield);
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d020      	beq.n	8004cca <osMessageQueueGet+0xa2>
 8004c88:	4b12      	ldr	r3, [pc, #72]	@ (8004cd4 <osMessageQueueGet+0xac>)
 8004c8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	e01b      	b.n	8004cca <osMessageQueueGet+0xa2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <osMessageQueueGet+0x76>
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d103      	bne.n	8004ca6 <osMessageQueueGet+0x7e>
      stat = osErrorParameter;
 8004c9e:	f06f 0303 	mvn.w	r3, #3
 8004ca2:	61fb      	str	r3, [r7, #28]
 8004ca4:	e011      	b.n	8004cca <osMessageQueueGet+0xa2>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	68b9      	ldr	r1, [r7, #8]
 8004caa:	69b8      	ldr	r0, [r7, #24]
 8004cac:	f000 fb5b 	bl	8005366 <xQueueReceive>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d009      	beq.n	8004cca <osMessageQueueGet+0xa2>
        if (timeout != 0U) {
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <osMessageQueueGet+0x9c>
          stat = osErrorTimeout;
 8004cbc:	f06f 0301 	mvn.w	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
 8004cc2:	e002      	b.n	8004cca <osMessageQueueGet+0xa2>
        } else {
          stat = osErrorResource;
 8004cc4:	f06f 0302 	mvn.w	r3, #2
 8004cc8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8004cca:	69fb      	ldr	r3, [r7, #28]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3720      	adds	r7, #32
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	e000ed04 	.word	0xe000ed04

08004cd8 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4a07      	ldr	r2, [pc, #28]	@ (8004d04 <vApplicationGetIdleTaskMemory+0x2c>)
 8004ce8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	4a06      	ldr	r2, [pc, #24]	@ (8004d08 <vApplicationGetIdleTaskMemory+0x30>)
 8004cee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2280      	movs	r2, #128	@ 0x80
 8004cf4:	601a      	str	r2, [r3, #0]
}
 8004cf6:	bf00      	nop
 8004cf8:	3714      	adds	r7, #20
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	200000ac 	.word	0x200000ac
 8004d08:	20000108 	.word	0x20000108

08004d0c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	4a07      	ldr	r2, [pc, #28]	@ (8004d38 <vApplicationGetTimerTaskMemory+0x2c>)
 8004d1c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4a06      	ldr	r2, [pc, #24]	@ (8004d3c <vApplicationGetTimerTaskMemory+0x30>)
 8004d22:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2280      	movs	r2, #128	@ 0x80
 8004d28:	601a      	str	r2, [r3, #0]
}
 8004d2a:	bf00      	nop
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	20000308 	.word	0x20000308
 8004d3c:	20000364 	.word	0x20000364

08004d40 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f103 0208 	add.w	r2, r3, #8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295
 8004d58:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f103 0208 	add.w	r2, r3, #8
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f103 0208 	add.w	r2, r3, #8
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b085      	sub	sp, #20
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
 8004da2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db0:	d103      	bne.n	8004dba <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	e00c      	b.n	8004dd4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	3308      	adds	r3, #8
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	e002      	b.n	8004dc8 <vListInsert+0x2e>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d2f6      	bcs.n	8004dc2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	601a      	str	r2, [r3, #0]
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6892      	ldr	r2, [r2, #8]
 8004e22:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6852      	ldr	r2, [r2, #4]
 8004e2c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d103      	bne.n	8004e40 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	1e5a      	subs	r2, r3, #1
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d103      	bne.n	8004e80 <xQueueGenericReset+0x20>
 8004e78:	f002 fa0e 	bl	8007298 <ulSetInterruptMask>
 8004e7c:	bf00      	nop
 8004e7e:	e7fd      	b.n	8004e7c <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d057      	beq.n	8004f36 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d053      	beq.n	8004f36 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e96:	2100      	movs	r1, #0
 8004e98:	fba3 2302 	umull	r2, r3, r3, r2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d000      	beq.n	8004ea2 <xQueueGenericReset+0x42>
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d146      	bne.n	8004f36 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8004ea8:	f002 f830 	bl	8006f0c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb4:	68b9      	ldr	r1, [r7, #8]
 8004eb6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004eb8:	fb01 f303 	mul.w	r3, r1, r3
 8004ebc:	441a      	add	r2, r3
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	68b9      	ldr	r1, [r7, #8]
 8004edc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ede:	fb01 f303 	mul.w	r3, r1, r3
 8004ee2:	441a      	add	r2, r3
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	22ff      	movs	r2, #255	@ 0xff
 8004eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	22ff      	movs	r2, #255	@ 0xff
 8004ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10e      	bne.n	8004f1c <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d014      	beq.n	8004f30 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	3310      	adds	r3, #16
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f001 f9e8 	bl	80062e0 <xTaskRemoveFromEventList>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00c      	beq.n	8004f30 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004f16:	f001 ffe7 	bl	8006ee8 <vPortYield>
 8004f1a:	e009      	b.n	8004f30 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	3310      	adds	r3, #16
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff ff0d 	bl	8004d40 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	3324      	adds	r3, #36	@ 0x24
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7ff ff08 	bl	8004d40 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004f30:	f001 fffe 	bl	8006f30 <vPortExitCritical>
 8004f34:	e001      	b.n	8004f3a <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d103      	bne.n	8004f48 <xQueueGenericReset+0xe8>
 8004f40:	f002 f9aa 	bl	8007298 <ulSetInterruptMask>
 8004f44:	bf00      	nop
 8004f46:	e7fd      	b.n	8004f44 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8004f48:	68fb      	ldr	r3, [r7, #12]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b088      	sub	sp, #32
 8004f56:	af02      	add	r7, sp, #8
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	60b9      	str	r1, [r7, #8]
 8004f5c:	607a      	str	r2, [r7, #4]
 8004f5e:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d103      	bne.n	8004f72 <xQueueGenericCreateStatic+0x20>
 8004f6a:	f002 f995 	bl	8007298 <ulSetInterruptMask>
 8004f6e:	bf00      	nop
 8004f70:	e7fd      	b.n	8004f6e <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d029      	beq.n	8004fcc <xQueueGenericCreateStatic+0x7a>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d026      	beq.n	8004fcc <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d002      	beq.n	8004f8a <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d020      	beq.n	8004fcc <xQueueGenericCreateStatic+0x7a>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d102      	bne.n	8004f96 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d11a      	bne.n	8004fcc <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8004f96:	2350      	movs	r3, #80	@ 0x50
 8004f98:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	2b50      	cmp	r3, #80	@ 0x50
 8004f9e:	d003      	beq.n	8004fa8 <xQueueGenericCreateStatic+0x56>
 8004fa0:	f002 f97a 	bl	8007298 <ulSetInterruptMask>
 8004fa4:	bf00      	nop
 8004fa6:	e7fd      	b.n	8004fa4 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8004fa8:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fb6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 f858 	bl	800507a <prvInitialiseNewQueue>
 8004fca:	e006      	b.n	8004fda <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d103      	bne.n	8004fda <xQueueGenericCreateStatic+0x88>
 8004fd2:	f002 f961 	bl	8007298 <ulSetInterruptMask>
 8004fd6:	bf00      	nop
 8004fd8:	e7fd      	b.n	8004fd6 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004fda:	697b      	ldr	r3, [r7, #20]
    }
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08a      	sub	sp, #40	@ 0x28
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d032      	beq.n	8005062 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	fba3 2302 	umull	r2, r3, r3, r2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d000      	beq.n	800500c <xQueueGenericCreate+0x28>
 800500a:	2101      	movs	r1, #1
 800500c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800500e:	2b00      	cmp	r3, #0
 8005010:	d127      	bne.n	8005062 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800501a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800501e:	d820      	bhi.n	8005062 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	3350      	adds	r3, #80	@ 0x50
 800502e:	4618      	mov	r0, r3
 8005030:	f002 f992 	bl	8007358 <pvPortMalloc>
 8005034:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d019      	beq.n	8005070 <xQueueGenericCreate+0x8c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	3350      	adds	r3, #80	@ 0x50
 8005044:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800504e:	79fa      	ldrb	r2, [r7, #7]
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	68b9      	ldr	r1, [r7, #8]
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 f80d 	bl	800507a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005060:	e006      	b.n	8005070 <xQueueGenericCreate+0x8c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d103      	bne.n	8005070 <xQueueGenericCreate+0x8c>
 8005068:	f002 f916 	bl	8007298 <ulSetInterruptMask>
 800506c:	bf00      	nop
 800506e:	e7fd      	b.n	800506c <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005070:	69fb      	ldr	r3, [r7, #28]
    }
 8005072:	4618      	mov	r0, r3
 8005074:	3720      	adds	r7, #32
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800507a:	b580      	push	{r7, lr}
 800507c:	b084      	sub	sp, #16
 800507e:	af00      	add	r7, sp, #0
 8005080:	60f8      	str	r0, [r7, #12]
 8005082:	60b9      	str	r1, [r7, #8]
 8005084:	607a      	str	r2, [r7, #4]
 8005086:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d103      	bne.n	8005096 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e002      	b.n	800509c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050a8:	2101      	movs	r1, #1
 80050aa:	69b8      	ldr	r0, [r7, #24]
 80050ac:	f7ff fed8 	bl	8004e60 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	78fa      	ldrb	r2, [r7, #3]
 80050b4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80050b8:	bf00      	nop
 80050ba:	3710      	adds	r7, #16
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08a      	sub	sp, #40	@ 0x28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
 80050cc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050ce:	2300      	movs	r3, #0
 80050d0:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d103      	bne.n	80050e4 <xQueueGenericSend+0x24>
 80050dc:	f002 f8dc 	bl	8007298 <ulSetInterruptMask>
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <xQueueGenericSend+0x20>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <xQueueGenericSend+0x32>
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <xQueueGenericSend+0x36>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <xQueueGenericSend+0x38>
 80050f6:	2300      	movs	r3, #0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d103      	bne.n	8005104 <xQueueGenericSend+0x44>
 80050fc:	f002 f8cc 	bl	8007298 <ulSetInterruptMask>
 8005100:	bf00      	nop
 8005102:	e7fd      	b.n	8005100 <xQueueGenericSend+0x40>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2b02      	cmp	r3, #2
 8005108:	d103      	bne.n	8005112 <xQueueGenericSend+0x52>
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510e:	2b01      	cmp	r3, #1
 8005110:	d101      	bne.n	8005116 <xQueueGenericSend+0x56>
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <xQueueGenericSend+0x58>
 8005116:	2300      	movs	r3, #0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d103      	bne.n	8005124 <xQueueGenericSend+0x64>
 800511c:	f002 f8bc 	bl	8007298 <ulSetInterruptMask>
 8005120:	bf00      	nop
 8005122:	e7fd      	b.n	8005120 <xQueueGenericSend+0x60>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005124:	f001 fae6 	bl	80066f4 <xTaskGetSchedulerState>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d102      	bne.n	8005134 <xQueueGenericSend+0x74>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <xQueueGenericSend+0x78>
 8005134:	2301      	movs	r3, #1
 8005136:	e000      	b.n	800513a <xQueueGenericSend+0x7a>
 8005138:	2300      	movs	r3, #0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d103      	bne.n	8005146 <xQueueGenericSend+0x86>
 800513e:	f002 f8ab 	bl	8007298 <ulSetInterruptMask>
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <xQueueGenericSend+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005146:	f001 fee1 	bl	8006f0c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005152:	429a      	cmp	r2, r3
 8005154:	d302      	bcc.n	800515c <xQueueGenericSend+0x9c>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b02      	cmp	r3, #2
 800515a:	d11d      	bne.n	8005198 <xQueueGenericSend+0xd8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	6a38      	ldr	r0, [r7, #32]
 8005162:	f000 fa2e 	bl	80055c2 <prvCopyDataToQueue>
 8005166:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00a      	beq.n	8005186 <xQueueGenericSend+0xc6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	3324      	adds	r3, #36	@ 0x24
 8005174:	4618      	mov	r0, r3
 8005176:	f001 f8b3 	bl	80062e0 <xTaskRemoveFromEventList>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d007      	beq.n	8005190 <xQueueGenericSend+0xd0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005180:	f001 feb2 	bl	8006ee8 <vPortYield>
 8005184:	e004      	b.n	8005190 <xQueueGenericSend+0xd0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <xQueueGenericSend+0xd0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800518c:	f001 feac 	bl	8006ee8 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005190:	f001 fece 	bl	8006f30 <vPortExitCritical>
                return pdPASS;
 8005194:	2301      	movs	r3, #1
 8005196:	e05c      	b.n	8005252 <xQueueGenericSend+0x192>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d103      	bne.n	80051a6 <xQueueGenericSend+0xe6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800519e:	f001 fec7 	bl	8006f30 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	e055      	b.n	8005252 <xQueueGenericSend+0x192>
                }
                else if( xEntryTimeSet == pdFALSE )
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <xQueueGenericSend+0xfa>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80051ac:	f107 0314 	add.w	r3, r7, #20
 80051b0:	4618      	mov	r0, r3
 80051b2:	f001 f963 	bl	800647c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80051b6:	2301      	movs	r3, #1
 80051b8:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80051ba:	f001 feb9 	bl	8006f30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80051be:	f000 fdb7 	bl	8005d30 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80051c2:	f001 fea3 	bl	8006f0c <vPortEnterCritical>
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051cc:	b25b      	sxtb	r3, r3
 80051ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d2:	d103      	bne.n	80051dc <xQueueGenericSend+0x11c>
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051dc:	6a3b      	ldr	r3, [r7, #32]
 80051de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051e2:	b25b      	sxtb	r3, r3
 80051e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e8:	d103      	bne.n	80051f2 <xQueueGenericSend+0x132>
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051f2:	f001 fe9d 	bl	8006f30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051f6:	1d3a      	adds	r2, r7, #4
 80051f8:	f107 0314 	add.w	r3, r7, #20
 80051fc:	4611      	mov	r1, r2
 80051fe:	4618      	mov	r0, r3
 8005200:	f001 f952 	bl	80064a8 <xTaskCheckForTimeOut>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d11d      	bne.n	8005246 <xQueueGenericSend+0x186>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800520a:	6a38      	ldr	r0, [r7, #32]
 800520c:	f000 fad1 	bl	80057b2 <prvIsQueueFull>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d011      	beq.n	800523a <xQueueGenericSend+0x17a>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	3310      	adds	r3, #16
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4611      	mov	r1, r2
 800521e:	4618      	mov	r0, r3
 8005220:	f001 f802 	bl	8006228 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005224:	6a38      	ldr	r0, [r7, #32]
 8005226:	f000 fa5c 	bl	80056e2 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800522a:	f000 fd8f 	bl	8005d4c <xTaskResumeAll>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d188      	bne.n	8005146 <xQueueGenericSend+0x86>
                {
                    portYIELD_WITHIN_API();
 8005234:	f001 fe58 	bl	8006ee8 <vPortYield>
 8005238:	e785      	b.n	8005146 <xQueueGenericSend+0x86>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800523a:	6a38      	ldr	r0, [r7, #32]
 800523c:	f000 fa51 	bl	80056e2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005240:	f000 fd84 	bl	8005d4c <xTaskResumeAll>
 8005244:	e77f      	b.n	8005146 <xQueueGenericSend+0x86>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005246:	6a38      	ldr	r0, [r7, #32]
 8005248:	f000 fa4b 	bl	80056e2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800524c:	f000 fd7e 	bl	8005d4c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8005250:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8005252:	4618      	mov	r0, r3
 8005254:	3728      	adds	r7, #40	@ 0x28
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b08a      	sub	sp, #40	@ 0x28
 800525e:	af00      	add	r7, sp, #0
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	607a      	str	r2, [r7, #4]
 8005266:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d103      	bne.n	800527a <xQueueGenericSendFromISR+0x20>
 8005272:	f002 f811 	bl	8007298 <ulSetInterruptMask>
 8005276:	bf00      	nop
 8005278:	e7fd      	b.n	8005276 <xQueueGenericSendFromISR+0x1c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d103      	bne.n	8005288 <xQueueGenericSendFromISR+0x2e>
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <xQueueGenericSendFromISR+0x32>
 8005288:	2301      	movs	r3, #1
 800528a:	e000      	b.n	800528e <xQueueGenericSendFromISR+0x34>
 800528c:	2300      	movs	r3, #0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d103      	bne.n	800529a <xQueueGenericSendFromISR+0x40>
 8005292:	f002 f801 	bl	8007298 <ulSetInterruptMask>
 8005296:	bf00      	nop
 8005298:	e7fd      	b.n	8005296 <xQueueGenericSendFromISR+0x3c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b02      	cmp	r3, #2
 800529e:	d103      	bne.n	80052a8 <xQueueGenericSendFromISR+0x4e>
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <xQueueGenericSendFromISR+0x52>
 80052a8:	2301      	movs	r3, #1
 80052aa:	e000      	b.n	80052ae <xQueueGenericSendFromISR+0x54>
 80052ac:	2300      	movs	r3, #0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d103      	bne.n	80052ba <xQueueGenericSendFromISR+0x60>
 80052b2:	f001 fff1 	bl	8007298 <ulSetInterruptMask>
 80052b6:	bf00      	nop
 80052b8:	e7fd      	b.n	80052b6 <xQueueGenericSendFromISR+0x5c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052ba:	f001 ff89 	bl	80071d0 <vPortValidateInterruptPriority>
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052be:	f001 ffeb 	bl	8007298 <ulSetInterruptMask>
 80052c2:	61f8      	str	r0, [r7, #28]
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052c4:	6a3b      	ldr	r3, [r7, #32]
 80052c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d302      	bcc.n	80052d6 <xQueueGenericSendFromISR+0x7c>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d13d      	bne.n	8005352 <xQueueGenericSendFromISR+0xf8>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052dc:	76fb      	strb	r3, [r7, #27]
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e2:	617b      	str	r3, [r7, #20]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	6a38      	ldr	r0, [r7, #32]
 80052ea:	f000 f96a 	bl	80055c2 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80052ee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f6:	d112      	bne.n	800531e <xQueueGenericSendFromISR+0xc4>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d025      	beq.n	800534c <xQueueGenericSendFromISR+0xf2>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	3324      	adds	r3, #36	@ 0x24
 8005304:	4618      	mov	r0, r3
 8005306:	f000 ffeb 	bl	80062e0 <xTaskRemoveFromEventList>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d01d      	beq.n	800534c <xQueueGenericSendFromISR+0xf2>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d01a      	beq.n	800534c <xQueueGenericSendFromISR+0xf2>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	e016      	b.n	800534c <xQueueGenericSendFromISR+0xf2>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800531e:	f000 fe13 	bl	8005f48 <uxTaskGetNumberOfTasks>
 8005322:	6138      	str	r0, [r7, #16]
 8005324:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	429a      	cmp	r2, r3
 800532c:	d90e      	bls.n	800534c <xQueueGenericSendFromISR+0xf2>
 800532e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005332:	2b7f      	cmp	r3, #127	@ 0x7f
 8005334:	d103      	bne.n	800533e <xQueueGenericSendFromISR+0xe4>
 8005336:	f001 ffaf 	bl	8007298 <ulSetInterruptMask>
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <xQueueGenericSendFromISR+0xe0>
 800533e:	7efb      	ldrb	r3, [r7, #27]
 8005340:	3301      	adds	r3, #1
 8005342:	b2db      	uxtb	r3, r3
 8005344:	b25a      	sxtb	r2, r3
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 800534c:	2301      	movs	r3, #1
 800534e:	627b      	str	r3, [r7, #36]	@ 0x24
        {
 8005350:	e001      	b.n	8005356 <xQueueGenericSendFromISR+0xfc>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005352:	2300      	movs	r3, #0
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005356:	69f8      	ldr	r0, [r7, #28]
 8005358:	f001 ffab 	bl	80072b2 <vClearInterruptMask>

    return xReturn;
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800535e:	4618      	mov	r0, r3
 8005360:	3728      	adds	r7, #40	@ 0x28
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b08a      	sub	sp, #40	@ 0x28
 800536a:	af00      	add	r7, sp, #0
 800536c:	60f8      	str	r0, [r7, #12]
 800536e:	60b9      	str	r1, [r7, #8]
 8005370:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005372:	2300      	movs	r3, #0
 8005374:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d103      	bne.n	8005388 <xQueueReceive+0x22>
 8005380:	f001 ff8a 	bl	8007298 <ulSetInterruptMask>
 8005384:	bf00      	nop
 8005386:	e7fd      	b.n	8005384 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <xQueueReceive+0x30>
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <xQueueReceive+0x34>
 8005396:	2301      	movs	r3, #1
 8005398:	e000      	b.n	800539c <xQueueReceive+0x36>
 800539a:	2300      	movs	r3, #0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d103      	bne.n	80053a8 <xQueueReceive+0x42>
 80053a0:	f001 ff7a 	bl	8007298 <ulSetInterruptMask>
 80053a4:	bf00      	nop
 80053a6:	e7fd      	b.n	80053a4 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053a8:	f001 f9a4 	bl	80066f4 <xTaskGetSchedulerState>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d102      	bne.n	80053b8 <xQueueReceive+0x52>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <xQueueReceive+0x56>
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <xQueueReceive+0x58>
 80053bc:	2300      	movs	r3, #0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d103      	bne.n	80053ca <xQueueReceive+0x64>
 80053c2:	f001 ff69 	bl	8007298 <ulSetInterruptMask>
 80053c6:	bf00      	nop
 80053c8:	e7fd      	b.n	80053c6 <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80053ca:	f001 fd9f 	bl	8006f0c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053ce:	6a3b      	ldr	r3, [r7, #32]
 80053d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d2:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d019      	beq.n	800540e <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	6a38      	ldr	r0, [r7, #32]
 80053de:	f000 f95a 	bl	8005696 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	1e5a      	subs	r2, r3, #1
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053ea:	6a3b      	ldr	r3, [r7, #32]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	3310      	adds	r3, #16
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 ff72 	bl	80062e0 <xTaskRemoveFromEventList>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005402:	f001 fd71 	bl	8006ee8 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005406:	f001 fd93 	bl	8006f30 <vPortExitCritical>
                return pdPASS;
 800540a:	2301      	movs	r3, #1
 800540c:	e063      	b.n	80054d6 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d103      	bne.n	800541c <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005414:	f001 fd8c 	bl	8006f30 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8005418:	2300      	movs	r3, #0
 800541a:	e05c      	b.n	80054d6 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 800541c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541e:	2b00      	cmp	r3, #0
 8005420:	d106      	bne.n	8005430 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005422:	f107 0314 	add.w	r3, r7, #20
 8005426:	4618      	mov	r0, r3
 8005428:	f001 f828 	bl	800647c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800542c:	2301      	movs	r3, #1
 800542e:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005430:	f001 fd7e 	bl	8006f30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005434:	f000 fc7c 	bl	8005d30 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005438:	f001 fd68 	bl	8006f0c <vPortEnterCritical>
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005442:	b25b      	sxtb	r3, r3
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005448:	d103      	bne.n	8005452 <xQueueReceive+0xec>
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005458:	b25b      	sxtb	r3, r3
 800545a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545e:	d103      	bne.n	8005468 <xQueueReceive+0x102>
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005468:	f001 fd62 	bl	8006f30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800546c:	1d3a      	adds	r2, r7, #4
 800546e:	f107 0314 	add.w	r3, r7, #20
 8005472:	4611      	mov	r1, r2
 8005474:	4618      	mov	r0, r3
 8005476:	f001 f817 	bl	80064a8 <xTaskCheckForTimeOut>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d11d      	bne.n	80054bc <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005480:	6a38      	ldr	r0, [r7, #32]
 8005482:	f000 f980 	bl	8005786 <prvIsQueueEmpty>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d011      	beq.n	80054b0 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	3324      	adds	r3, #36	@ 0x24
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	4611      	mov	r1, r2
 8005494:	4618      	mov	r0, r3
 8005496:	f000 fec7 	bl	8006228 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800549a:	6a38      	ldr	r0, [r7, #32]
 800549c:	f000 f921 	bl	80056e2 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80054a0:	f000 fc54 	bl	8005d4c <xTaskResumeAll>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d18f      	bne.n	80053ca <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 80054aa:	f001 fd1d 	bl	8006ee8 <vPortYield>
 80054ae:	e78c      	b.n	80053ca <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80054b0:	6a38      	ldr	r0, [r7, #32]
 80054b2:	f000 f916 	bl	80056e2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80054b6:	f000 fc49 	bl	8005d4c <xTaskResumeAll>
 80054ba:	e786      	b.n	80053ca <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80054bc:	6a38      	ldr	r0, [r7, #32]
 80054be:	f000 f910 	bl	80056e2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80054c2:	f000 fc43 	bl	8005d4c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054c6:	6a38      	ldr	r0, [r7, #32]
 80054c8:	f000 f95d 	bl	8005786 <prvIsQueueEmpty>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f43f af7b 	beq.w	80053ca <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80054d4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3728      	adds	r7, #40	@ 0x28
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b08a      	sub	sp, #40	@ 0x28
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	60f8      	str	r0, [r7, #12]
 80054e6:	60b9      	str	r1, [r7, #8]
 80054e8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d103      	bne.n	80054fc <xQueueReceiveFromISR+0x1e>
 80054f4:	f001 fed0 	bl	8007298 <ulSetInterruptMask>
 80054f8:	bf00      	nop
 80054fa:	e7fd      	b.n	80054f8 <xQueueReceiveFromISR+0x1a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d103      	bne.n	800550a <xQueueReceiveFromISR+0x2c>
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <xQueueReceiveFromISR+0x30>
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <xQueueReceiveFromISR+0x32>
 800550e:	2300      	movs	r3, #0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d103      	bne.n	800551c <xQueueReceiveFromISR+0x3e>
 8005514:	f001 fec0 	bl	8007298 <ulSetInterruptMask>
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueReceiveFromISR+0x3a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800551c:	f001 fe58 	bl	80071d0 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005520:	f001 feba 	bl	8007298 <ulSetInterruptMask>
 8005524:	61f8      	str	r0, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800552a:	61bb      	str	r3, [r7, #24]

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d03d      	beq.n	80055ae <xQueueReceiveFromISR+0xd0>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005538:	75fb      	strb	r3, [r7, #23]

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	6a38      	ldr	r0, [r7, #32]
 800553e:	f000 f8aa 	bl	8005696 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	1e5a      	subs	r2, r3, #1
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 800554a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005552:	d112      	bne.n	800557a <xQueueReceiveFromISR+0x9c>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005554:	6a3b      	ldr	r3, [r7, #32]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d025      	beq.n	80055a8 <xQueueReceiveFromISR+0xca>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	3310      	adds	r3, #16
 8005560:	4618      	mov	r0, r3
 8005562:	f000 febd 	bl	80062e0 <xTaskRemoveFromEventList>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d01d      	beq.n	80055a8 <xQueueReceiveFromISR+0xca>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d01a      	beq.n	80055a8 <xQueueReceiveFromISR+0xca>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	e016      	b.n	80055a8 <xQueueReceiveFromISR+0xca>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 800557a:	f000 fce5 	bl	8005f48 <uxTaskGetNumberOfTasks>
 800557e:	6138      	str	r0, [r7, #16]
 8005580:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	429a      	cmp	r2, r3
 8005588:	d90e      	bls.n	80055a8 <xQueueReceiveFromISR+0xca>
 800558a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800558e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005590:	d103      	bne.n	800559a <xQueueReceiveFromISR+0xbc>
 8005592:	f001 fe81 	bl	8007298 <ulSetInterruptMask>
 8005596:	bf00      	nop
 8005598:	e7fd      	b.n	8005596 <xQueueReceiveFromISR+0xb8>
 800559a:	7dfb      	ldrb	r3, [r7, #23]
 800559c:	3301      	adds	r3, #1
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	b25a      	sxtb	r2, r3
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80055a8:	2301      	movs	r3, #1
 80055aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ac:	e001      	b.n	80055b2 <xQueueReceiveFromISR+0xd4>
        }
        else
        {
            xReturn = pdFAIL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	627b      	str	r3, [r7, #36]	@ 0x24
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80055b2:	69f8      	ldr	r0, [r7, #28]
 80055b4:	f001 fe7d 	bl	80072b2 <vClearInterruptMask>

    return xReturn;
 80055b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3728      	adds	r7, #40	@ 0x28
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b086      	sub	sp, #24
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d6:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10d      	bne.n	80055fc <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d14d      	bne.n	8005684 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f001 f89f 	bl	8006730 <xTaskPriorityDisinherit>
 80055f2:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	609a      	str	r2, [r3, #8]
 80055fa:	e043      	b.n	8005684 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d119      	bne.n	8005636 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6858      	ldr	r0, [r3, #4]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560a:	461a      	mov	r2, r3
 800560c:	68b9      	ldr	r1, [r7, #8]
 800560e:	f001 ff31 	bl	8007474 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561a:	441a      	add	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	d32b      	bcc.n	8005684 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	605a      	str	r2, [r3, #4]
 8005634:	e026      	b.n	8005684 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	68d8      	ldr	r0, [r3, #12]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563e:	461a      	mov	r2, r3
 8005640:	68b9      	ldr	r1, [r7, #8]
 8005642:	f001 ff17 	bl	8007474 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564e:	425b      	negs	r3, r3
 8005650:	441a      	add	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	429a      	cmp	r2, r3
 8005660:	d207      	bcs.n	8005672 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566a:	425b      	negs	r3, r3
 800566c:	441a      	add	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b02      	cmp	r3, #2
 8005676:	d105      	bne.n	8005684 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	3b01      	subs	r3, #1
 8005682:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800568c:	697b      	ldr	r3, [r7, #20]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b082      	sub	sp, #8
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
 800569e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d018      	beq.n	80056da <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	441a      	add	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d303      	bcc.n	80056ca <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68d9      	ldr	r1, [r3, #12]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d2:	461a      	mov	r2, r3
 80056d4:	6838      	ldr	r0, [r7, #0]
 80056d6:	f001 fecd 	bl	8007474 <memcpy>
    }
}
 80056da:	bf00      	nop
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b084      	sub	sp, #16
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80056ea:	f001 fc0f 	bl	8006f0c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056f4:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80056f6:	e011      	b.n	800571c <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d012      	beq.n	8005726 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3324      	adds	r3, #36	@ 0x24
 8005704:	4618      	mov	r0, r3
 8005706:	f000 fdeb 	bl	80062e0 <xTaskRemoveFromEventList>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005710:	f000 ff22 	bl	8006558 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	3b01      	subs	r3, #1
 8005718:	b2db      	uxtb	r3, r3
 800571a:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800571c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005720:	2b00      	cmp	r3, #0
 8005722:	dce9      	bgt.n	80056f8 <prvUnlockQueue+0x16>
 8005724:	e000      	b.n	8005728 <prvUnlockQueue+0x46>
                    break;
 8005726:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	22ff      	movs	r2, #255	@ 0xff
 800572c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005730:	f001 fbfe 	bl	8006f30 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005734:	f001 fbea 	bl	8006f0c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800573e:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005740:	e011      	b.n	8005766 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d012      	beq.n	8005770 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3310      	adds	r3, #16
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fdc6 	bl	80062e0 <xTaskRemoveFromEventList>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800575a:	f000 fefd 	bl	8006558 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800575e:	7bbb      	ldrb	r3, [r7, #14]
 8005760:	3b01      	subs	r3, #1
 8005762:	b2db      	uxtb	r3, r3
 8005764:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005766:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800576a:	2b00      	cmp	r3, #0
 800576c:	dce9      	bgt.n	8005742 <prvUnlockQueue+0x60>
 800576e:	e000      	b.n	8005772 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005770:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	22ff      	movs	r2, #255	@ 0xff
 8005776:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800577a:	f001 fbd9 	bl	8006f30 <vPortExitCritical>
}
 800577e:	bf00      	nop
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b084      	sub	sp, #16
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800578e:	f001 fbbd 	bl	8006f0c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005796:	2b00      	cmp	r3, #0
 8005798:	d102      	bne.n	80057a0 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800579a:	2301      	movs	r3, #1
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	e001      	b.n	80057a4 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80057a4:	f001 fbc4 	bl	8006f30 <vPortExitCritical>

    return xReturn;
 80057a8:	68fb      	ldr	r3, [r7, #12]
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b084      	sub	sp, #16
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80057ba:	f001 fba7 	bl	8006f0c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d102      	bne.n	80057d0 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80057ca:	2301      	movs	r3, #1
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	e001      	b.n	80057d4 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80057d0:	2300      	movs	r3, #0
 80057d2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80057d4:	f001 fbac 	bl	8006f30 <vPortExitCritical>

    return xReturn;
 80057d8:	68fb      	ldr	r3, [r7, #12]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d103      	bne.n	8005800 <vQueueAddToRegistry+0x1c>
 80057f8:	f001 fd4e 	bl	8007298 <ulSetInterruptMask>
 80057fc:	bf00      	nop
 80057fe:	e7fd      	b.n	80057fc <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d024      	beq.n	8005850 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	e01e      	b.n	800584a <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800580c:	4a17      	ldr	r2, [pc, #92]	@ (800586c <vQueueAddToRegistry+0x88>)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	00db      	lsls	r3, r3, #3
 8005812:	4413      	add	r3, r2
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	429a      	cmp	r2, r3
 800581a:	d105      	bne.n	8005828 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	4a12      	ldr	r2, [pc, #72]	@ (800586c <vQueueAddToRegistry+0x88>)
 8005822:	4413      	add	r3, r2
 8005824:	60bb      	str	r3, [r7, #8]
                    break;
 8005826:	e013      	b.n	8005850 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10a      	bne.n	8005844 <vQueueAddToRegistry+0x60>
 800582e:	4a0f      	ldr	r2, [pc, #60]	@ (800586c <vQueueAddToRegistry+0x88>)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d104      	bne.n	8005844 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4a0b      	ldr	r2, [pc, #44]	@ (800586c <vQueueAddToRegistry+0x88>)
 8005840:	4413      	add	r3, r2
 8005842:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3301      	adds	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2b07      	cmp	r3, #7
 800584e:	d9dd      	bls.n	800580c <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8005862:	bf00      	nop
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	20000564 	.word	0x20000564

08005870 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8005880:	f001 fb44 	bl	8006f0c <vPortEnterCritical>
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800588a:	b25b      	sxtb	r3, r3
 800588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005890:	d103      	bne.n	800589a <vQueueWaitForMessageRestricted+0x2a>
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058a0:	b25b      	sxtb	r3, r3
 80058a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a6:	d103      	bne.n	80058b0 <vQueueWaitForMessageRestricted+0x40>
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058b0:	f001 fb3e 	bl	8006f30 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d106      	bne.n	80058ca <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	3324      	adds	r3, #36	@ 0x24
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f000 fccd 	bl	8006264 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80058ca:	6978      	ldr	r0, [r7, #20]
 80058cc:	f7ff ff09 	bl	80056e2 <prvUnlockQueue>
    }
 80058d0:	bf00      	nop
 80058d2:	3718      	adds	r7, #24
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80058d8:	b580      	push	{r7, lr}
 80058da:	b08c      	sub	sp, #48	@ 0x30
 80058dc:	af04      	add	r7, sp, #16
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
 80058e4:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 80058e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d103      	bne.n	80058f4 <xTaskCreateStatic+0x1c>
 80058ec:	f001 fcd4 	bl	8007298 <ulSetInterruptMask>
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 80058f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d103      	bne.n	8005902 <xTaskCreateStatic+0x2a>
 80058fa:	f001 fccd 	bl	8007298 <ulSetInterruptMask>
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8005902:	235c      	movs	r3, #92	@ 0x5c
 8005904:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b5c      	cmp	r3, #92	@ 0x5c
 800590a:	d003      	beq.n	8005914 <xTaskCreateStatic+0x3c>
 800590c:	f001 fcc4 	bl	8007298 <ulSetInterruptMask>
 8005910:	bf00      	nop
 8005912:	e7fd      	b.n	8005910 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005914:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	2b00      	cmp	r3, #0
 800591a:	d023      	beq.n	8005964 <xTaskCreateStatic+0x8c>
 800591c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591e:	2b00      	cmp	r3, #0
 8005920:	d020      	beq.n	8005964 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005924:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005926:	225c      	movs	r2, #92	@ 0x5c
 8005928:	2100      	movs	r1, #0
 800592a:	69f8      	ldr	r0, [r7, #28]
 800592c:	f001 fd75 	bl	800741a <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005934:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	2202      	movs	r2, #2
 800593a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800593e:	2300      	movs	r3, #0
 8005940:	9303      	str	r3, [sp, #12]
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	9302      	str	r3, [sp, #8]
 8005946:	f107 0318 	add.w	r3, r7, #24
 800594a:	9301      	str	r3, [sp, #4]
 800594c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f000 f855 	bl	8005a06 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800595c:	69f8      	ldr	r0, [r7, #28]
 800595e:	f000 f8d5 	bl	8005b0c <prvAddNewTaskToReadyList>
 8005962:	e001      	b.n	8005968 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8005964:	2300      	movs	r3, #0
 8005966:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8005968:	69bb      	ldr	r3, [r7, #24]
    }
 800596a:	4618      	mov	r0, r3
 800596c:	3720      	adds	r7, #32
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005972:	b580      	push	{r7, lr}
 8005974:	b08c      	sub	sp, #48	@ 0x30
 8005976:	af04      	add	r7, sp, #16
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	603b      	str	r3, [r7, #0]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4618      	mov	r0, r3
 8005988:	f001 fce6 	bl	8007358 <pvPortMalloc>
 800598c:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d013      	beq.n	80059bc <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005994:	205c      	movs	r0, #92	@ 0x5c
 8005996:	f001 fcdf 	bl	8007358 <pvPortMalloc>
 800599a:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d008      	beq.n	80059b4 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80059a2:	225c      	movs	r2, #92	@ 0x5c
 80059a4:	2100      	movs	r1, #0
 80059a6:	69f8      	ldr	r0, [r7, #28]
 80059a8:	f001 fd37 	bl	800741a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80059b2:	e005      	b.n	80059c0 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80059b4:	6978      	ldr	r0, [r7, #20]
 80059b6:	f001 fd21 	bl	80073fc <vPortFree>
 80059ba:	e001      	b.n	80059c0 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80059bc:	2300      	movs	r3, #0
 80059be:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d017      	beq.n	80059f6 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059ce:	88fa      	ldrh	r2, [r7, #6]
 80059d0:	2300      	movs	r3, #0
 80059d2:	9303      	str	r3, [sp, #12]
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	9302      	str	r3, [sp, #8]
 80059d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059da:	9301      	str	r3, [sp, #4]
 80059dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	68b9      	ldr	r1, [r7, #8]
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 f80e 	bl	8005a06 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80059ea:	69f8      	ldr	r0, [r7, #28]
 80059ec:	f000 f88e 	bl	8005b0c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80059f0:	2301      	movs	r3, #1
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	e002      	b.n	80059fc <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80059f6:	f04f 33ff 	mov.w	r3, #4294967295
 80059fa:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80059fc:	69bb      	ldr	r3, [r7, #24]
    }
 80059fe:	4618      	mov	r0, r3
 8005a00:	3720      	adds	r7, #32
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
 8005a12:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a16:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	21a5      	movs	r1, #165	@ 0xa5
 8005a20:	f001 fcfb 	bl	800741a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f023 0307 	bic.w	r3, r3, #7
 8005a3c:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <prvInitialiseNewTask+0x4a>
 8005a48:	f001 fc26 	bl	8007298 <ulSetInterruptMask>
 8005a4c:	bf00      	nop
 8005a4e:	e7fd      	b.n	8005a4c <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d01e      	beq.n	8005a94 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a56:	2300      	movs	r3, #0
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	e012      	b.n	8005a82 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	4413      	add	r3, r2
 8005a62:	7819      	ldrb	r1, [r3, #0]
 8005a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	4413      	add	r3, r2
 8005a6a:	3334      	adds	r3, #52	@ 0x34
 8005a6c:	460a      	mov	r2, r1
 8005a6e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	4413      	add	r3, r2
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d006      	beq.n	8005a8a <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2b0f      	cmp	r3, #15
 8005a86:	d9e9      	bls.n	8005a5c <prvInitialiseNewTask+0x56>
 8005a88:	e000      	b.n	8005a8c <prvInitialiseNewTask+0x86>
            {
                break;
 8005a8a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005a94:	6a3b      	ldr	r3, [r7, #32]
 8005a96:	2b37      	cmp	r3, #55	@ 0x37
 8005a98:	d903      	bls.n	8005aa2 <prvInitialiseNewTask+0x9c>
 8005a9a:	f001 fbfd 	bl	8007298 <ulSetInterruptMask>
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005aa2:	6a3b      	ldr	r3, [r7, #32]
 8005aa4:	2b37      	cmp	r3, #55	@ 0x37
 8005aa6:	d901      	bls.n	8005aac <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005aa8:	2337      	movs	r3, #55	@ 0x37
 8005aaa:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	6a3a      	ldr	r2, [r7, #32]
 8005ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab4:	6a3a      	ldr	r2, [r7, #32]
 8005ab6:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aba:	3304      	adds	r3, #4
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff f95f 	bl	8004d80 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac4:	3318      	adds	r3, #24
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7ff f95a 	bl	8004d80 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ace:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ad0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ada:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ae0:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8005ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	6938      	ldr	r0, [r7, #16]
 8005aec:	f001 fa6c 	bl	8006fc8 <pxPortInitialiseStack>
 8005af0:	4602      	mov	r2, r0
 8005af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af4:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b00:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005b02:	bf00      	nop
 8005b04:	3718      	adds	r7, #24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005b14:	f001 f9fa 	bl	8006f0c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005b18:	4b3e      	ldr	r3, [pc, #248]	@ (8005c14 <prvAddNewTaskToReadyList+0x108>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	4a3d      	ldr	r2, [pc, #244]	@ (8005c14 <prvAddNewTaskToReadyList+0x108>)
 8005b20:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005b22:	4b3d      	ldr	r3, [pc, #244]	@ (8005c18 <prvAddNewTaskToReadyList+0x10c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d109      	bne.n	8005b3e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005b2a:	4a3b      	ldr	r2, [pc, #236]	@ (8005c18 <prvAddNewTaskToReadyList+0x10c>)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b30:	4b38      	ldr	r3, [pc, #224]	@ (8005c14 <prvAddNewTaskToReadyList+0x108>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d110      	bne.n	8005b5a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005b38:	f000 fd2a 	bl	8006590 <prvInitialiseTaskLists>
 8005b3c:	e00d      	b.n	8005b5a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005b3e:	4b37      	ldr	r3, [pc, #220]	@ (8005c1c <prvAddNewTaskToReadyList+0x110>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d109      	bne.n	8005b5a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b46:	4b34      	ldr	r3, [pc, #208]	@ (8005c18 <prvAddNewTaskToReadyList+0x10c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d802      	bhi.n	8005b5a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8005b54:	4a30      	ldr	r2, [pc, #192]	@ (8005c18 <prvAddNewTaskToReadyList+0x10c>)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005b5a:	4b31      	ldr	r3, [pc, #196]	@ (8005c20 <prvAddNewTaskToReadyList+0x114>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	4a2f      	ldr	r2, [pc, #188]	@ (8005c20 <prvAddNewTaskToReadyList+0x114>)
 8005b62:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b64:	4b2e      	ldr	r3, [pc, #184]	@ (8005c20 <prvAddNewTaskToReadyList+0x114>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b70:	4b2c      	ldr	r3, [pc, #176]	@ (8005c24 <prvAddNewTaskToReadyList+0x118>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d903      	bls.n	8005b80 <prvAddNewTaskToReadyList+0x74>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7c:	4a29      	ldr	r2, [pc, #164]	@ (8005c24 <prvAddNewTaskToReadyList+0x118>)
 8005b7e:	6013      	str	r3, [r2, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b84:	4928      	ldr	r1, [pc, #160]	@ (8005c28 <prvAddNewTaskToReadyList+0x11c>)
 8005b86:	4613      	mov	r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	4413      	add	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	440b      	add	r3, r1
 8005b90:	3304      	adds	r3, #4
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	609a      	str	r2, [r3, #8]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	60da      	str	r2, [r3, #12]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	3204      	adds	r2, #4
 8005bac:	605a      	str	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	1d1a      	adds	r2, r3, #4
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	609a      	str	r2, [r3, #8]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bba:	4613      	mov	r3, r2
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4a19      	ldr	r2, [pc, #100]	@ (8005c28 <prvAddNewTaskToReadyList+0x11c>)
 8005bc4:	441a      	add	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	615a      	str	r2, [r3, #20]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bce:	4916      	ldr	r1, [pc, #88]	@ (8005c28 <prvAddNewTaskToReadyList+0x11c>)
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	1c59      	adds	r1, r3, #1
 8005bde:	4812      	ldr	r0, [pc, #72]	@ (8005c28 <prvAddNewTaskToReadyList+0x11c>)
 8005be0:	4613      	mov	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4403      	add	r3, r0
 8005bea:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8005bec:	f001 f9a0 	bl	8006f30 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8005bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8005c1c <prvAddNewTaskToReadyList+0x110>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d008      	beq.n	8005c0a <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005bf8:	4b07      	ldr	r3, [pc, #28]	@ (8005c18 <prvAddNewTaskToReadyList+0x10c>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d201      	bcs.n	8005c0a <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8005c06:	f001 f96f 	bl	8006ee8 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005c0a:	bf00      	nop
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000a78 	.word	0x20000a78
 8005c18:	200005a4 	.word	0x200005a4
 8005c1c:	20000a84 	.word	0x20000a84
 8005c20:	20000a94 	.word	0x20000a94
 8005c24:	20000a80 	.word	0x20000a80
 8005c28:	200005a8 	.word	0x200005a8

08005c2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8005c34:	2300      	movs	r3, #0
 8005c36:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d010      	beq.n	8005c60 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8005c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c74 <vTaskDelay+0x48>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <vTaskDelay+0x22>
 8005c46:	f001 fb27 	bl	8007298 <ulSetInterruptMask>
 8005c4a:	bf00      	nop
 8005c4c:	e7fd      	b.n	8005c4a <vTaskDelay+0x1e>
            vTaskSuspendAll();
 8005c4e:	f000 f86f 	bl	8005d30 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c52:	2100      	movs	r1, #0
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fdf3 	bl	8006840 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8005c5a:	f000 f877 	bl	8005d4c <xTaskResumeAll>
 8005c5e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8005c66:	f001 f93f 	bl	8006ee8 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005c6a:	bf00      	nop
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	20000aa0 	.word	0x20000aa0

08005c78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c86:	463a      	mov	r2, r7
 8005c88:	1d39      	adds	r1, r7, #4
 8005c8a:	f107 0308 	add.w	r3, r7, #8
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7ff f822 	bl	8004cd8 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8005c94:	6839      	ldr	r1, [r7, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	9202      	str	r2, [sp, #8]
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	460a      	mov	r2, r1
 8005ca6:	491b      	ldr	r1, [pc, #108]	@ (8005d14 <vTaskStartScheduler+0x9c>)
 8005ca8:	481b      	ldr	r0, [pc, #108]	@ (8005d18 <vTaskStartScheduler+0xa0>)
 8005caa:	f7ff fe15 	bl	80058d8 <xTaskCreateStatic>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8005d1c <vTaskStartScheduler+0xa4>)
 8005cb2:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8005cb4:	4b19      	ldr	r3, [pc, #100]	@ (8005d1c <vTaskStartScheduler+0xa4>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	e001      	b.n	8005cc6 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d102      	bne.n	8005cd2 <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8005ccc:	f000 fe26 	bl	800691c <xTimerCreateTimerTask>
 8005cd0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d10e      	bne.n	8005cf6 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8005cd8:	f001 fade 	bl	8007298 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005cdc:	4b10      	ldr	r3, [pc, #64]	@ (8005d20 <vTaskStartScheduler+0xa8>)
 8005cde:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <vTaskStartScheduler+0xac>)
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005cea:	4b0f      	ldr	r3, [pc, #60]	@ (8005d28 <vTaskStartScheduler+0xb0>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8005cf0:	f001 f9f4 	bl	80070dc <xPortStartScheduler>
 8005cf4:	e007      	b.n	8005d06 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfc:	d103      	bne.n	8005d06 <vTaskStartScheduler+0x8e>
 8005cfe:	f001 facb 	bl	8007298 <ulSetInterruptMask>
 8005d02:	bf00      	nop
 8005d04:	e7fd      	b.n	8005d02 <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005d06:	4b09      	ldr	r3, [pc, #36]	@ (8005d2c <vTaskStartScheduler+0xb4>)
 8005d08:	681b      	ldr	r3, [r3, #0]
}
 8005d0a:	bf00      	nop
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	080074e4 	.word	0x080074e4
 8005d18:	08006571 	.word	0x08006571
 8005d1c:	20000a9c 	.word	0x20000a9c
 8005d20:	20000a98 	.word	0x20000a98
 8005d24:	20000a84 	.word	0x20000a84
 8005d28:	20000a7c 	.word	0x20000a7c
 8005d2c:	080075a0 	.word	0x080075a0

08005d30 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005d34:	4b04      	ldr	r3, [pc, #16]	@ (8005d48 <vTaskSuspendAll+0x18>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	4a03      	ldr	r2, [pc, #12]	@ (8005d48 <vTaskSuspendAll+0x18>)
 8005d3c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8005d3e:	bf00      	nop
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	20000aa0 	.word	0x20000aa0

08005d4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005d56:	2300      	movs	r3, #0
 8005d58:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8005d5a:	4b6b      	ldr	r3, [pc, #428]	@ (8005f08 <xTaskResumeAll+0x1bc>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d103      	bne.n	8005d6a <xTaskResumeAll+0x1e>
 8005d62:	f001 fa99 	bl	8007298 <ulSetInterruptMask>
 8005d66:	bf00      	nop
 8005d68:	e7fd      	b.n	8005d66 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8005d6a:	f001 f8cf 	bl	8006f0c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8005d6e:	4b66      	ldr	r3, [pc, #408]	@ (8005f08 <xTaskResumeAll+0x1bc>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	4a64      	ldr	r2, [pc, #400]	@ (8005f08 <xTaskResumeAll+0x1bc>)
 8005d76:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005d78:	4b63      	ldr	r3, [pc, #396]	@ (8005f08 <xTaskResumeAll+0x1bc>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f040 80bb 	bne.w	8005ef8 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d82:	4b62      	ldr	r3, [pc, #392]	@ (8005f0c <xTaskResumeAll+0x1c0>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 80b6 	beq.w	8005ef8 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d8c:	e08b      	b.n	8005ea6 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d8e:	4b60      	ldr	r3, [pc, #384]	@ (8005f10 <xTaskResumeAll+0x1c4>)
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9a:	60bb      	str	r3, [r7, #8]
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	6a12      	ldr	r2, [r2, #32]
 8005da4:	609a      	str	r2, [r3, #8]
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	69d2      	ldr	r2, [r2, #28]
 8005dae:	605a      	str	r2, [r3, #4]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	3318      	adds	r3, #24
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d103      	bne.n	8005dc4 <xTaskResumeAll+0x78>
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	6a1a      	ldr	r2, [r3, #32]
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	605a      	str	r2, [r3, #4]
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	1e5a      	subs	r2, r3, #1
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	607b      	str	r3, [r7, #4]
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	68d2      	ldr	r2, [r2, #12]
 8005de2:	609a      	str	r2, [r3, #8]
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	6892      	ldr	r2, [r2, #8]
 8005dec:	605a      	str	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	3304      	adds	r3, #4
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d103      	bne.n	8005e02 <xTaskResumeAll+0xb6>
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	605a      	str	r2, [r3, #4]
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2200      	movs	r2, #0
 8005e06:	615a      	str	r2, [r3, #20]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	1e5a      	subs	r2, r3, #1
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e16:	4b3f      	ldr	r3, [pc, #252]	@ (8005f14 <xTaskResumeAll+0x1c8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d903      	bls.n	8005e26 <xTaskResumeAll+0xda>
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e22:	4a3c      	ldr	r2, [pc, #240]	@ (8005f14 <xTaskResumeAll+0x1c8>)
 8005e24:	6013      	str	r3, [r2, #0]
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2a:	493b      	ldr	r1, [pc, #236]	@ (8005f18 <xTaskResumeAll+0x1cc>)
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4413      	add	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	3304      	adds	r3, #4
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	609a      	str	r2, [r3, #8]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	60da      	str	r2, [r3, #12]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	3204      	adds	r2, #4
 8005e52:	605a      	str	r2, [r3, #4]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	1d1a      	adds	r2, r3, #4
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	609a      	str	r2, [r3, #8]
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e60:	4613      	mov	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4413      	add	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4a2b      	ldr	r2, [pc, #172]	@ (8005f18 <xTaskResumeAll+0x1cc>)
 8005e6a:	441a      	add	r2, r3
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	615a      	str	r2, [r3, #20]
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e74:	4928      	ldr	r1, [pc, #160]	@ (8005f18 <xTaskResumeAll+0x1cc>)
 8005e76:	4613      	mov	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	440b      	add	r3, r1
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	1c59      	adds	r1, r3, #1
 8005e84:	4824      	ldr	r0, [pc, #144]	@ (8005f18 <xTaskResumeAll+0x1cc>)
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4403      	add	r3, r0
 8005e90:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e96:	4b21      	ldr	r3, [pc, #132]	@ (8005f1c <xTaskResumeAll+0x1d0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d902      	bls.n	8005ea6 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8005ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8005f20 <xTaskResumeAll+0x1d4>)
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f10 <xTaskResumeAll+0x1c4>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f47f af6f 	bne.w	8005d8e <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8005eb6:	f000 fc01 	bl	80066bc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005eba:	4b1a      	ldr	r3, [pc, #104]	@ (8005f24 <xTaskResumeAll+0x1d8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d010      	beq.n	8005ee8 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8005ec6:	f000 f84b 	bl	8005f60 <xTaskIncrementTick>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d002      	beq.n	8005ed6 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8005ed0:	4b13      	ldr	r3, [pc, #76]	@ (8005f20 <xTaskResumeAll+0x1d4>)
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f1      	bne.n	8005ec6 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8005ee2:	4b10      	ldr	r3, [pc, #64]	@ (8005f24 <xTaskResumeAll+0x1d8>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <xTaskResumeAll+0x1d4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d003      	beq.n	8005ef8 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8005ef4:	f000 fff8 	bl	8006ee8 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8005ef8:	f001 f81a 	bl	8006f30 <vPortExitCritical>

    return xAlreadyYielded;
 8005efc:	693b      	ldr	r3, [r7, #16]
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3718      	adds	r7, #24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	20000aa0 	.word	0x20000aa0
 8005f0c:	20000a78 	.word	0x20000a78
 8005f10:	20000a38 	.word	0x20000a38
 8005f14:	20000a80 	.word	0x20000a80
 8005f18:	200005a8 	.word	0x200005a8
 8005f1c:	200005a4 	.word	0x200005a4
 8005f20:	20000a8c 	.word	0x20000a8c
 8005f24:	20000a88 	.word	0x20000a88

08005f28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005f2e:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <xTaskGetTickCount+0x1c>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8005f34:	687b      	ldr	r3, [r7, #4]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000a7c 	.word	0x20000a7c

08005f48 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8005f4c:	4b03      	ldr	r3, [pc, #12]	@ (8005f5c <uxTaskGetNumberOfTasks+0x14>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20000a78 	.word	0x20000a78

08005f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005f6a:	4b7a      	ldr	r3, [pc, #488]	@ (8006154 <xTaskIncrementTick+0x1f4>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f040 80e6 	bne.w	8006140 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f74:	4b78      	ldr	r3, [pc, #480]	@ (8006158 <xTaskIncrementTick+0x1f8>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005f7c:	4a76      	ldr	r2, [pc, #472]	@ (8006158 <xTaskIncrementTick+0x1f8>)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d119      	bne.n	8005fbc <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8005f88:	4b74      	ldr	r3, [pc, #464]	@ (800615c <xTaskIncrementTick+0x1fc>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <xTaskIncrementTick+0x3a>
 8005f92:	f001 f981 	bl	8007298 <ulSetInterruptMask>
 8005f96:	bf00      	nop
 8005f98:	e7fd      	b.n	8005f96 <xTaskIncrementTick+0x36>
 8005f9a:	4b70      	ldr	r3, [pc, #448]	@ (800615c <xTaskIncrementTick+0x1fc>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	617b      	str	r3, [r7, #20]
 8005fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8006160 <xTaskIncrementTick+0x200>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a6d      	ldr	r2, [pc, #436]	@ (800615c <xTaskIncrementTick+0x1fc>)
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	4a6d      	ldr	r2, [pc, #436]	@ (8006160 <xTaskIncrementTick+0x200>)
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	6013      	str	r3, [r2, #0]
 8005fae:	4b6d      	ldr	r3, [pc, #436]	@ (8006164 <xTaskIncrementTick+0x204>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8006164 <xTaskIncrementTick+0x204>)
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	f000 fb80 	bl	80066bc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005fbc:	4b6a      	ldr	r3, [pc, #424]	@ (8006168 <xTaskIncrementTick+0x208>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	69ba      	ldr	r2, [r7, #24]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	f0c0 80a7 	bcc.w	8006116 <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fc8:	4b64      	ldr	r3, [pc, #400]	@ (800615c <xTaskIncrementTick+0x1fc>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d104      	bne.n	8005fdc <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fd2:	4b65      	ldr	r3, [pc, #404]	@ (8006168 <xTaskIncrementTick+0x208>)
 8005fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd8:	601a      	str	r2, [r3, #0]
                    break;
 8005fda:	e09c      	b.n	8006116 <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fdc:	4b5f      	ldr	r3, [pc, #380]	@ (800615c <xTaskIncrementTick+0x1fc>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d203      	bcs.n	8005ffc <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005ff4:	4a5c      	ldr	r2, [pc, #368]	@ (8006168 <xTaskIncrementTick+0x208>)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8005ffa:	e08c      	b.n	8006116 <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	60bb      	str	r3, [r7, #8]
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	68d2      	ldr	r2, [r2, #12]
 800600a:	609a      	str	r2, [r3, #8]
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	693a      	ldr	r2, [r7, #16]
 8006012:	6892      	ldr	r2, [r2, #8]
 8006014:	605a      	str	r2, [r3, #4]
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	3304      	adds	r3, #4
 800601e:	429a      	cmp	r2, r3
 8006020:	d103      	bne.n	800602a <xTaskIncrementTick+0xca>
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	605a      	str	r2, [r3, #4]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2200      	movs	r2, #0
 800602e:	615a      	str	r2, [r3, #20]
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	1e5a      	subs	r2, r3, #1
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603e:	2b00      	cmp	r3, #0
 8006040:	d01e      	beq.n	8006080 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006046:	607b      	str	r3, [r7, #4]
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	6a12      	ldr	r2, [r2, #32]
 8006050:	609a      	str	r2, [r3, #8]
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	69d2      	ldr	r2, [r2, #28]
 800605a:	605a      	str	r2, [r3, #4]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685a      	ldr	r2, [r3, #4]
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	3318      	adds	r3, #24
 8006064:	429a      	cmp	r2, r3
 8006066:	d103      	bne.n	8006070 <xTaskIncrementTick+0x110>
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	6a1a      	ldr	r2, [r3, #32]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	605a      	str	r2, [r3, #4]
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2200      	movs	r2, #0
 8006074:	629a      	str	r2, [r3, #40]	@ 0x28
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	1e5a      	subs	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006084:	4b39      	ldr	r3, [pc, #228]	@ (800616c <xTaskIncrementTick+0x20c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d903      	bls.n	8006094 <xTaskIncrementTick+0x134>
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006090:	4a36      	ldr	r2, [pc, #216]	@ (800616c <xTaskIncrementTick+0x20c>)
 8006092:	6013      	str	r3, [r2, #0]
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006098:	4935      	ldr	r1, [pc, #212]	@ (8006170 <xTaskIncrementTick+0x210>)
 800609a:	4613      	mov	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	440b      	add	r3, r1
 80060a4:	3304      	adds	r3, #4
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	603b      	str	r3, [r7, #0]
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	609a      	str	r2, [r3, #8]
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	60da      	str	r2, [r3, #12]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	3204      	adds	r2, #4
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	1d1a      	adds	r2, r3, #4
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	609a      	str	r2, [r3, #8]
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4a26      	ldr	r2, [pc, #152]	@ (8006170 <xTaskIncrementTick+0x210>)
 80060d8:	441a      	add	r2, r3
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	615a      	str	r2, [r3, #20]
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e2:	4923      	ldr	r1, [pc, #140]	@ (8006170 <xTaskIncrementTick+0x210>)
 80060e4:	4613      	mov	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	440b      	add	r3, r1
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	1c59      	adds	r1, r3, #1
 80060f2:	481f      	ldr	r0, [pc, #124]	@ (8006170 <xTaskIncrementTick+0x210>)
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	4403      	add	r3, r0
 80060fe:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006104:	4b1b      	ldr	r3, [pc, #108]	@ (8006174 <xTaskIncrementTick+0x214>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	429a      	cmp	r2, r3
 800610c:	f67f af5c 	bls.w	8005fc8 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8006110:	2301      	movs	r3, #1
 8006112:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006114:	e758      	b.n	8005fc8 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006116:	4b17      	ldr	r3, [pc, #92]	@ (8006174 <xTaskIncrementTick+0x214>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800611c:	4914      	ldr	r1, [pc, #80]	@ (8006170 <xTaskIncrementTick+0x210>)
 800611e:	4613      	mov	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	4413      	add	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	440b      	add	r3, r1
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d901      	bls.n	8006132 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 800612e:	2301      	movs	r3, #1
 8006130:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8006132:	4b11      	ldr	r3, [pc, #68]	@ (8006178 <xTaskIncrementTick+0x218>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d007      	beq.n	800614a <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 800613a:	2301      	movs	r3, #1
 800613c:	61fb      	str	r3, [r7, #28]
 800613e:	e004      	b.n	800614a <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006140:	4b0e      	ldr	r3, [pc, #56]	@ (800617c <xTaskIncrementTick+0x21c>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3301      	adds	r3, #1
 8006146:	4a0d      	ldr	r2, [pc, #52]	@ (800617c <xTaskIncrementTick+0x21c>)
 8006148:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800614a:	69fb      	ldr	r3, [r7, #28]
}
 800614c:	4618      	mov	r0, r3
 800614e:	3720      	adds	r7, #32
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	20000aa0 	.word	0x20000aa0
 8006158:	20000a7c 	.word	0x20000a7c
 800615c:	20000a30 	.word	0x20000a30
 8006160:	20000a34 	.word	0x20000a34
 8006164:	20000a90 	.word	0x20000a90
 8006168:	20000a98 	.word	0x20000a98
 800616c:	20000a80 	.word	0x20000a80
 8006170:	200005a8 	.word	0x200005a8
 8006174:	200005a4 	.word	0x200005a4
 8006178:	20000a8c 	.word	0x20000a8c
 800617c:	20000a88 	.word	0x20000a88

08006180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8006186:	4b23      	ldr	r3, [pc, #140]	@ (8006214 <vTaskSwitchContext+0x94>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d003      	beq.n	8006196 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800618e:	4b22      	ldr	r3, [pc, #136]	@ (8006218 <vTaskSwitchContext+0x98>)
 8006190:	2201      	movs	r2, #1
 8006192:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8006194:	e039      	b.n	800620a <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8006196:	4b20      	ldr	r3, [pc, #128]	@ (8006218 <vTaskSwitchContext+0x98>)
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619c:	4b1f      	ldr	r3, [pc, #124]	@ (800621c <vTaskSwitchContext+0x9c>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	607b      	str	r3, [r7, #4]
 80061a2:	e009      	b.n	80061b8 <vTaskSwitchContext+0x38>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d103      	bne.n	80061b2 <vTaskSwitchContext+0x32>
 80061aa:	f001 f875 	bl	8007298 <ulSetInterruptMask>
 80061ae:	bf00      	nop
 80061b0:	e7fd      	b.n	80061ae <vTaskSwitchContext+0x2e>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	3b01      	subs	r3, #1
 80061b6:	607b      	str	r3, [r7, #4]
 80061b8:	4919      	ldr	r1, [pc, #100]	@ (8006220 <vTaskSwitchContext+0xa0>)
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	4613      	mov	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	440b      	add	r3, r1
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d0eb      	beq.n	80061a4 <vTaskSwitchContext+0x24>
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	4613      	mov	r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4a12      	ldr	r2, [pc, #72]	@ (8006220 <vTaskSwitchContext+0xa0>)
 80061d8:	4413      	add	r3, r2
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	605a      	str	r2, [r3, #4]
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	3308      	adds	r3, #8
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d103      	bne.n	80061fa <vTaskSwitchContext+0x7a>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	605a      	str	r2, [r3, #4]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	4a08      	ldr	r2, [pc, #32]	@ (8006224 <vTaskSwitchContext+0xa4>)
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	4a05      	ldr	r2, [pc, #20]	@ (800621c <vTaskSwitchContext+0x9c>)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6013      	str	r3, [r2, #0]
}
 800620a:	bf00      	nop
 800620c:	3708      	adds	r7, #8
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	20000aa0 	.word	0x20000aa0
 8006218:	20000a8c 	.word	0x20000a8c
 800621c:	20000a80 	.word	0x20000a80
 8006220:	200005a8 	.word	0x200005a8
 8006224:	200005a4 	.word	0x200005a4

08006228 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d103      	bne.n	8006240 <vTaskPlaceOnEventList+0x18>
 8006238:	f001 f82e 	bl	8007298 <ulSetInterruptMask>
 800623c:	bf00      	nop
 800623e:	e7fd      	b.n	800623c <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006240:	4b07      	ldr	r3, [pc, #28]	@ (8006260 <vTaskPlaceOnEventList+0x38>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3318      	adds	r3, #24
 8006246:	4619      	mov	r1, r3
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f7fe fda6 	bl	8004d9a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800624e:	2101      	movs	r1, #1
 8006250:	6838      	ldr	r0, [r7, #0]
 8006252:	f000 faf5 	bl	8006840 <prvAddCurrentTaskToDelayedList>
}
 8006256:	bf00      	nop
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	200005a4 	.word	0x200005a4

08006264 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d103      	bne.n	800627e <vTaskPlaceOnEventListRestricted+0x1a>
 8006276:	f001 f80f 	bl	8007298 <ulSetInterruptMask>
 800627a:	bf00      	nop
 800627c:	e7fd      	b.n	800627a <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	4b15      	ldr	r3, [pc, #84]	@ (80062dc <vTaskPlaceOnEventListRestricted+0x78>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	61da      	str	r2, [r3, #28]
 800628c:	4b13      	ldr	r3, [pc, #76]	@ (80062dc <vTaskPlaceOnEventListRestricted+0x78>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	6892      	ldr	r2, [r2, #8]
 8006294:	621a      	str	r2, [r3, #32]
 8006296:	4b11      	ldr	r3, [pc, #68]	@ (80062dc <vTaskPlaceOnEventListRestricted+0x78>)
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	3218      	adds	r2, #24
 80062a0:	605a      	str	r2, [r3, #4]
 80062a2:	4b0e      	ldr	r3, [pc, #56]	@ (80062dc <vTaskPlaceOnEventListRestricted+0x78>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f103 0218 	add.w	r2, r3, #24
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	609a      	str	r2, [r3, #8]
 80062ae:	4b0b      	ldr	r3, [pc, #44]	@ (80062dc <vTaskPlaceOnEventListRestricted+0x78>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d002      	beq.n	80062cc <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 80062c6:	f04f 33ff 	mov.w	r3, #4294967295
 80062ca:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062cc:	6879      	ldr	r1, [r7, #4]
 80062ce:	68b8      	ldr	r0, [r7, #8]
 80062d0:	f000 fab6 	bl	8006840 <prvAddCurrentTaskToDelayedList>
    }
 80062d4:	bf00      	nop
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	200005a4 	.word	0x200005a4

080062e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b088      	sub	sp, #32
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d103      	bne.n	80062fe <xTaskRemoveFromEventList+0x1e>
 80062f6:	f000 ffcf 	bl	8007298 <ulSetInterruptMask>
 80062fa:	bf00      	nop
 80062fc:	e7fd      	b.n	80062fa <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006302:	617b      	str	r3, [r7, #20]
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	69ba      	ldr	r2, [r7, #24]
 800630a:	6a12      	ldr	r2, [r2, #32]
 800630c:	609a      	str	r2, [r3, #8]
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	69ba      	ldr	r2, [r7, #24]
 8006314:	69d2      	ldr	r2, [r2, #28]
 8006316:	605a      	str	r2, [r3, #4]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	3318      	adds	r3, #24
 8006320:	429a      	cmp	r2, r3
 8006322:	d103      	bne.n	800632c <xTaskRemoveFromEventList+0x4c>
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	6a1a      	ldr	r2, [r3, #32]
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	605a      	str	r2, [r3, #4]
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2200      	movs	r2, #0
 8006330:	629a      	str	r2, [r3, #40]	@ 0x28
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	1e5a      	subs	r2, r3, #1
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800633c:	4b49      	ldr	r3, [pc, #292]	@ (8006464 <xTaskRemoveFromEventList+0x184>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d15f      	bne.n	8006404 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	69ba      	ldr	r2, [r7, #24]
 8006350:	68d2      	ldr	r2, [r2, #12]
 8006352:	609a      	str	r2, [r3, #8]
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	6892      	ldr	r2, [r2, #8]
 800635c:	605a      	str	r2, [r3, #4]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	3304      	adds	r3, #4
 8006366:	429a      	cmp	r2, r3
 8006368:	d103      	bne.n	8006372 <xTaskRemoveFromEventList+0x92>
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	68da      	ldr	r2, [r3, #12]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	605a      	str	r2, [r3, #4]
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2200      	movs	r2, #0
 8006376:	615a      	str	r2, [r3, #20]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	1e5a      	subs	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006382:	69bb      	ldr	r3, [r7, #24]
 8006384:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006386:	4b38      	ldr	r3, [pc, #224]	@ (8006468 <xTaskRemoveFromEventList+0x188>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	429a      	cmp	r2, r3
 800638c:	d903      	bls.n	8006396 <xTaskRemoveFromEventList+0xb6>
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006392:	4a35      	ldr	r2, [pc, #212]	@ (8006468 <xTaskRemoveFromEventList+0x188>)
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800639a:	4934      	ldr	r1, [pc, #208]	@ (800646c <xTaskRemoveFromEventList+0x18c>)
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	440b      	add	r3, r1
 80063a6:	3304      	adds	r3, #4
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	60bb      	str	r3, [r7, #8]
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	609a      	str	r2, [r3, #8]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	60da      	str	r2, [r3, #12]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	3204      	adds	r2, #4
 80063c2:	605a      	str	r2, [r3, #4]
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	1d1a      	adds	r2, r3, #4
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	609a      	str	r2, [r3, #8]
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d0:	4613      	mov	r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	4413      	add	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4a24      	ldr	r2, [pc, #144]	@ (800646c <xTaskRemoveFromEventList+0x18c>)
 80063da:	441a      	add	r2, r3
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	615a      	str	r2, [r3, #20]
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e4:	4921      	ldr	r1, [pc, #132]	@ (800646c <xTaskRemoveFromEventList+0x18c>)
 80063e6:	4613      	mov	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4413      	add	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	440b      	add	r3, r1
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	1c59      	adds	r1, r3, #1
 80063f4:	481d      	ldr	r0, [pc, #116]	@ (800646c <xTaskRemoveFromEventList+0x18c>)
 80063f6:	4613      	mov	r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4403      	add	r3, r0
 8006400:	6019      	str	r1, [r3, #0]
 8006402:	e01b      	b.n	800643c <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006404:	4b1a      	ldr	r3, [pc, #104]	@ (8006470 <xTaskRemoveFromEventList+0x190>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	613b      	str	r3, [r7, #16]
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	61da      	str	r2, [r3, #28]
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	621a      	str	r2, [r3, #32]
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	69ba      	ldr	r2, [r7, #24]
 800641e:	3218      	adds	r2, #24
 8006420:	605a      	str	r2, [r3, #4]
 8006422:	69bb      	ldr	r3, [r7, #24]
 8006424:	f103 0218 	add.w	r2, r3, #24
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	609a      	str	r2, [r3, #8]
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	4a10      	ldr	r2, [pc, #64]	@ (8006470 <xTaskRemoveFromEventList+0x190>)
 8006430:	629a      	str	r2, [r3, #40]	@ 0x28
 8006432:	4b0f      	ldr	r3, [pc, #60]	@ (8006470 <xTaskRemoveFromEventList+0x190>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	3301      	adds	r3, #1
 8006438:	4a0d      	ldr	r2, [pc, #52]	@ (8006470 <xTaskRemoveFromEventList+0x190>)
 800643a:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006440:	4b0c      	ldr	r3, [pc, #48]	@ (8006474 <xTaskRemoveFromEventList+0x194>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006446:	429a      	cmp	r2, r3
 8006448:	d905      	bls.n	8006456 <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800644a:	2301      	movs	r3, #1
 800644c:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800644e:	4b0a      	ldr	r3, [pc, #40]	@ (8006478 <xTaskRemoveFromEventList+0x198>)
 8006450:	2201      	movs	r2, #1
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	e001      	b.n	800645a <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 8006456:	2300      	movs	r3, #0
 8006458:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 800645a:	69fb      	ldr	r3, [r7, #28]
}
 800645c:	4618      	mov	r0, r3
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	20000aa0 	.word	0x20000aa0
 8006468:	20000a80 	.word	0x20000a80
 800646c:	200005a8 	.word	0x200005a8
 8006470:	20000a38 	.word	0x20000a38
 8006474:	200005a4 	.word	0x200005a4
 8006478:	20000a8c 	.word	0x20000a8c

0800647c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006484:	4b06      	ldr	r3, [pc, #24]	@ (80064a0 <vTaskInternalSetTimeOutState+0x24>)
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800648c:	4b05      	ldr	r3, [pc, #20]	@ (80064a4 <vTaskInternalSetTimeOutState+0x28>)
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	605a      	str	r2, [r3, #4]
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	20000a90 	.word	0x20000a90
 80064a4:	20000a7c 	.word	0x20000a7c

080064a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b086      	sub	sp, #24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d103      	bne.n	80064c0 <xTaskCheckForTimeOut+0x18>
 80064b8:	f000 feee 	bl	8007298 <ulSetInterruptMask>
 80064bc:	bf00      	nop
 80064be:	e7fd      	b.n	80064bc <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d103      	bne.n	80064ce <xTaskCheckForTimeOut+0x26>
 80064c6:	f000 fee7 	bl	8007298 <ulSetInterruptMask>
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 80064ce:	f000 fd1d 	bl	8006f0c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80064d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006550 <xTaskCheckForTimeOut+0xa8>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ea:	d102      	bne.n	80064f2 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	617b      	str	r3, [r7, #20]
 80064f0:	e026      	b.n	8006540 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	4b17      	ldr	r3, [pc, #92]	@ (8006554 <xTaskCheckForTimeOut+0xac>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d00a      	beq.n	8006514 <xTaskCheckForTimeOut+0x6c>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	429a      	cmp	r2, r3
 8006506:	d305      	bcc.n	8006514 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006508:	2301      	movs	r3, #1
 800650a:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	2200      	movs	r2, #0
 8006510:	601a      	str	r2, [r3, #0]
 8006512:	e015      	b.n	8006540 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	429a      	cmp	r2, r3
 800651c:	d20b      	bcs.n	8006536 <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	1ad2      	subs	r2, r2, r3
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7ff ffa6 	bl	800647c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]
 8006534:	e004      	b.n	8006540 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800653c:	2301      	movs	r3, #1
 800653e:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8006540:	f000 fcf6 	bl	8006f30 <vPortExitCritical>

    return xReturn;
 8006544:	697b      	ldr	r3, [r7, #20]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3718      	adds	r7, #24
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000a7c 	.word	0x20000a7c
 8006554:	20000a90 	.word	0x20000a90

08006558 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800655c:	4b03      	ldr	r3, [pc, #12]	@ (800656c <vTaskMissedYield+0x14>)
 800655e:	2201      	movs	r2, #1
 8006560:	601a      	str	r2, [r3, #0]
}
 8006562:	bf00      	nop
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr
 800656c:	20000a8c 	.word	0x20000a8c

08006570 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006578:	f000 f84a 	bl	8006610 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800657c:	4b03      	ldr	r3, [pc, #12]	@ (800658c <prvIdleTask+0x1c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d9f9      	bls.n	8006578 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006584:	f000 fcb0 	bl	8006ee8 <vPortYield>
        prvCheckTasksWaitingTermination();
 8006588:	e7f6      	b.n	8006578 <prvIdleTask+0x8>
 800658a:	bf00      	nop
 800658c:	200005a8 	.word	0x200005a8

08006590 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006596:	2300      	movs	r3, #0
 8006598:	607b      	str	r3, [r7, #4]
 800659a:	e00c      	b.n	80065b6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	4613      	mov	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4413      	add	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4a12      	ldr	r2, [pc, #72]	@ (80065f0 <prvInitialiseTaskLists+0x60>)
 80065a8:	4413      	add	r3, r2
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fe fbc8 	bl	8004d40 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	3301      	adds	r3, #1
 80065b4:	607b      	str	r3, [r7, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b37      	cmp	r3, #55	@ 0x37
 80065ba:	d9ef      	bls.n	800659c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80065bc:	480d      	ldr	r0, [pc, #52]	@ (80065f4 <prvInitialiseTaskLists+0x64>)
 80065be:	f7fe fbbf 	bl	8004d40 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80065c2:	480d      	ldr	r0, [pc, #52]	@ (80065f8 <prvInitialiseTaskLists+0x68>)
 80065c4:	f7fe fbbc 	bl	8004d40 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80065c8:	480c      	ldr	r0, [pc, #48]	@ (80065fc <prvInitialiseTaskLists+0x6c>)
 80065ca:	f7fe fbb9 	bl	8004d40 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80065ce:	480c      	ldr	r0, [pc, #48]	@ (8006600 <prvInitialiseTaskLists+0x70>)
 80065d0:	f7fe fbb6 	bl	8004d40 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80065d4:	480b      	ldr	r0, [pc, #44]	@ (8006604 <prvInitialiseTaskLists+0x74>)
 80065d6:	f7fe fbb3 	bl	8004d40 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80065da:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <prvInitialiseTaskLists+0x78>)
 80065dc:	4a05      	ldr	r2, [pc, #20]	@ (80065f4 <prvInitialiseTaskLists+0x64>)
 80065de:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <prvInitialiseTaskLists+0x7c>)
 80065e2:	4a05      	ldr	r2, [pc, #20]	@ (80065f8 <prvInitialiseTaskLists+0x68>)
 80065e4:	601a      	str	r2, [r3, #0]
}
 80065e6:	bf00      	nop
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	200005a8 	.word	0x200005a8
 80065f4:	20000a08 	.word	0x20000a08
 80065f8:	20000a1c 	.word	0x20000a1c
 80065fc:	20000a38 	.word	0x20000a38
 8006600:	20000a4c 	.word	0x20000a4c
 8006604:	20000a64 	.word	0x20000a64
 8006608:	20000a30 	.word	0x20000a30
 800660c:	20000a34 	.word	0x20000a34

08006610 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006616:	e019      	b.n	800664c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8006618:	f000 fc78 	bl	8006f0c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800661c:	4b10      	ldr	r3, [pc, #64]	@ (8006660 <prvCheckTasksWaitingTermination+0x50>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	3304      	adds	r3, #4
 8006628:	4618      	mov	r0, r3
 800662a:	f7fe fbef 	bl	8004e0c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800662e:	4b0d      	ldr	r3, [pc, #52]	@ (8006664 <prvCheckTasksWaitingTermination+0x54>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	3b01      	subs	r3, #1
 8006634:	4a0b      	ldr	r2, [pc, #44]	@ (8006664 <prvCheckTasksWaitingTermination+0x54>)
 8006636:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8006638:	4b0b      	ldr	r3, [pc, #44]	@ (8006668 <prvCheckTasksWaitingTermination+0x58>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3b01      	subs	r3, #1
 800663e:	4a0a      	ldr	r2, [pc, #40]	@ (8006668 <prvCheckTasksWaitingTermination+0x58>)
 8006640:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8006642:	f000 fc75 	bl	8006f30 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f810 	bl	800666c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800664c:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <prvCheckTasksWaitingTermination+0x58>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1e1      	bne.n	8006618 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006654:	bf00      	nop
 8006656:	bf00      	nop
 8006658:	3708      	adds	r7, #8
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	20000a4c 	.word	0x20000a4c
 8006664:	20000a78 	.word	0x20000a78
 8006668:	20000a60 	.word	0x20000a60

0800666c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800667a:	2b00      	cmp	r3, #0
 800667c:	d108      	bne.n	8006690 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006682:	4618      	mov	r0, r3
 8006684:	f000 feba 	bl	80073fc <vPortFree>
                vPortFree( pxTCB );
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 feb7 	bl	80073fc <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800668e:	e011      	b.n	80066b4 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006696:	2b01      	cmp	r3, #1
 8006698:	d103      	bne.n	80066a2 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 feae 	bl	80073fc <vPortFree>
    }
 80066a0:	e008      	b.n	80066b4 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d003      	beq.n	80066b4 <prvDeleteTCB+0x48>
 80066ac:	f000 fdf4 	bl	8007298 <ulSetInterruptMask>
 80066b0:	bf00      	nop
 80066b2:	e7fd      	b.n	80066b0 <prvDeleteTCB+0x44>
    }
 80066b4:	bf00      	nop
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066bc:	b480      	push	{r7}
 80066be:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066c0:	4b0a      	ldr	r3, [pc, #40]	@ (80066ec <prvResetNextTaskUnblockTime+0x30>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d104      	bne.n	80066d4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80066ca:	4b09      	ldr	r3, [pc, #36]	@ (80066f0 <prvResetNextTaskUnblockTime+0x34>)
 80066cc:	f04f 32ff 	mov.w	r2, #4294967295
 80066d0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80066d2:	e005      	b.n	80066e0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80066d4:	4b05      	ldr	r3, [pc, #20]	@ (80066ec <prvResetNextTaskUnblockTime+0x30>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a04      	ldr	r2, [pc, #16]	@ (80066f0 <prvResetNextTaskUnblockTime+0x34>)
 80066de:	6013      	str	r3, [r2, #0]
}
 80066e0:	bf00      	nop
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	20000a30 	.word	0x20000a30
 80066f0:	20000a98 	.word	0x20000a98

080066f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80066fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <xTaskGetSchedulerState+0x34>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d102      	bne.n	8006708 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006702:	2301      	movs	r3, #1
 8006704:	607b      	str	r3, [r7, #4]
 8006706:	e008      	b.n	800671a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006708:	4b08      	ldr	r3, [pc, #32]	@ (800672c <xTaskGetSchedulerState+0x38>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d102      	bne.n	8006716 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8006710:	2302      	movs	r3, #2
 8006712:	607b      	str	r3, [r7, #4]
 8006714:	e001      	b.n	800671a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8006716:	2300      	movs	r3, #0
 8006718:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800671a:	687b      	ldr	r3, [r7, #4]
    }
 800671c:	4618      	mov	r0, r3
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	20000a84 	.word	0x20000a84
 800672c:	20000aa0 	.word	0x20000aa0

08006730 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800673c:	2300      	movs	r3, #0
 800673e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d070      	beq.n	8006828 <xTaskPriorityDisinherit+0xf8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006746:	4b3b      	ldr	r3, [pc, #236]	@ (8006834 <xTaskPriorityDisinherit+0x104>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	429a      	cmp	r2, r3
 800674e:	d003      	beq.n	8006758 <xTaskPriorityDisinherit+0x28>
 8006750:	f000 fda2 	bl	8007298 <ulSetInterruptMask>
 8006754:	bf00      	nop
 8006756:	e7fd      	b.n	8006754 <xTaskPriorityDisinherit+0x24>
            configASSERT( pxTCB->uxMutexesHeld );
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800675c:	2b00      	cmp	r3, #0
 800675e:	d103      	bne.n	8006768 <xTaskPriorityDisinherit+0x38>
 8006760:	f000 fd9a 	bl	8007298 <ulSetInterruptMask>
 8006764:	bf00      	nop
 8006766:	e7fd      	b.n	8006764 <xTaskPriorityDisinherit+0x34>
            ( pxTCB->uxMutexesHeld )--;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800676c:	1e5a      	subs	r2, r3, #1
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800677a:	429a      	cmp	r2, r3
 800677c:	d054      	beq.n	8006828 <xTaskPriorityDisinherit+0xf8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006782:	2b00      	cmp	r3, #0
 8006784:	d150      	bne.n	8006828 <xTaskPriorityDisinherit+0xf8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	3304      	adds	r3, #4
 800678a:	4618      	mov	r0, r3
 800678c:	f7fe fb3e 	bl	8004e0c <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a8:	4b23      	ldr	r3, [pc, #140]	@ (8006838 <xTaskPriorityDisinherit+0x108>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d903      	bls.n	80067b8 <xTaskPriorityDisinherit+0x88>
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b4:	4a20      	ldr	r2, [pc, #128]	@ (8006838 <xTaskPriorityDisinherit+0x108>)
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067bc:	491f      	ldr	r1, [pc, #124]	@ (800683c <xTaskPriorityDisinherit+0x10c>)
 80067be:	4613      	mov	r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	4413      	add	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	440b      	add	r3, r1
 80067c8:	3304      	adds	r3, #4
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	60fb      	str	r3, [r7, #12]
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	609a      	str	r2, [r3, #8]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	60da      	str	r2, [r3, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	3204      	adds	r2, #4
 80067e4:	605a      	str	r2, [r3, #4]
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1d1a      	adds	r2, r3, #4
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	609a      	str	r2, [r3, #8]
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f2:	4613      	mov	r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4413      	add	r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4a10      	ldr	r2, [pc, #64]	@ (800683c <xTaskPriorityDisinherit+0x10c>)
 80067fc:	441a      	add	r2, r3
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	615a      	str	r2, [r3, #20]
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006806:	490d      	ldr	r1, [pc, #52]	@ (800683c <xTaskPriorityDisinherit+0x10c>)
 8006808:	4613      	mov	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4413      	add	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	440b      	add	r3, r1
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	1c59      	adds	r1, r3, #1
 8006816:	4809      	ldr	r0, [pc, #36]	@ (800683c <xTaskPriorityDisinherit+0x10c>)
 8006818:	4613      	mov	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4413      	add	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4403      	add	r3, r0
 8006822:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006824:	2301      	movs	r3, #1
 8006826:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006828:	697b      	ldr	r3, [r7, #20]
    }
 800682a:	4618      	mov	r0, r3
 800682c:	3718      	adds	r7, #24
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	200005a4 	.word	0x200005a4
 8006838:	20000a80 	.word	0x20000a80
 800683c:	200005a8 	.word	0x200005a8

08006840 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800684a:	4b2e      	ldr	r3, [pc, #184]	@ (8006904 <prvAddCurrentTaskToDelayedList+0xc4>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006850:	4b2d      	ldr	r3, [pc, #180]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3304      	adds	r3, #4
 8006856:	4618      	mov	r0, r3
 8006858:	f7fe fad8 	bl	8004e0c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006862:	d124      	bne.n	80068ae <prvAddCurrentTaskToDelayedList+0x6e>
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d021      	beq.n	80068ae <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800686a:	4b28      	ldr	r3, [pc, #160]	@ (800690c <prvAddCurrentTaskToDelayedList+0xcc>)
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	613b      	str	r3, [r7, #16]
 8006870:	4b25      	ldr	r3, [pc, #148]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	609a      	str	r2, [r3, #8]
 8006878:	4b23      	ldr	r3, [pc, #140]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	6892      	ldr	r2, [r2, #8]
 8006880:	60da      	str	r2, [r3, #12]
 8006882:	4b21      	ldr	r3, [pc, #132]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	3204      	adds	r2, #4
 800688c:	605a      	str	r2, [r3, #4]
 800688e:	4b1e      	ldr	r3, [pc, #120]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	1d1a      	adds	r2, r3, #4
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	609a      	str	r2, [r3, #8]
 8006898:	4b1b      	ldr	r3, [pc, #108]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a1b      	ldr	r2, [pc, #108]	@ (800690c <prvAddCurrentTaskToDelayedList+0xcc>)
 800689e:	615a      	str	r2, [r3, #20]
 80068a0:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <prvAddCurrentTaskToDelayedList+0xcc>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3301      	adds	r3, #1
 80068a6:	4a19      	ldr	r2, [pc, #100]	@ (800690c <prvAddCurrentTaskToDelayedList+0xcc>)
 80068a8:	6013      	str	r3, [r2, #0]
 80068aa:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80068ac:	e026      	b.n	80068fc <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4413      	add	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068b6:	4b14      	ldr	r3, [pc, #80]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d209      	bcs.n	80068da <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068c6:	4b12      	ldr	r3, [pc, #72]	@ (8006910 <prvAddCurrentTaskToDelayedList+0xd0>)
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	3304      	adds	r3, #4
 80068d0:	4619      	mov	r1, r3
 80068d2:	4610      	mov	r0, r2
 80068d4:	f7fe fa61 	bl	8004d9a <vListInsert>
}
 80068d8:	e010      	b.n	80068fc <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068da:	4b0e      	ldr	r3, [pc, #56]	@ (8006914 <prvAddCurrentTaskToDelayedList+0xd4>)
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	4b0a      	ldr	r3, [pc, #40]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3304      	adds	r3, #4
 80068e4:	4619      	mov	r1, r3
 80068e6:	4610      	mov	r0, r2
 80068e8:	f7fe fa57 	bl	8004d9a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80068ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006918 <prvAddCurrentTaskToDelayedList+0xd8>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d202      	bcs.n	80068fc <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80068f6:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <prvAddCurrentTaskToDelayedList+0xd8>)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6013      	str	r3, [r2, #0]
}
 80068fc:	bf00      	nop
 80068fe:	3718      	adds	r7, #24
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	20000a7c 	.word	0x20000a7c
 8006908:	200005a4 	.word	0x200005a4
 800690c:	20000a64 	.word	0x20000a64
 8006910:	20000a34 	.word	0x20000a34
 8006914:	20000a30 	.word	0x20000a30
 8006918:	20000a98 	.word	0x20000a98

0800691c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8006926:	f000 fa5f 	bl	8006de8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800692a:	4b18      	ldr	r3, [pc, #96]	@ (800698c <xTimerCreateTimerTask+0x70>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d020      	beq.n	8006974 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8006936:	2300      	movs	r3, #0
 8006938:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800693a:	463a      	mov	r2, r7
 800693c:	1d39      	adds	r1, r7, #4
 800693e:	f107 0308 	add.w	r3, r7, #8
 8006942:	4618      	mov	r0, r3
 8006944:	f7fe f9e2 	bl	8004d0c <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8006948:	6839      	ldr	r1, [r7, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	9202      	str	r2, [sp, #8]
 8006950:	9301      	str	r3, [sp, #4]
 8006952:	2302      	movs	r3, #2
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	2300      	movs	r3, #0
 8006958:	460a      	mov	r2, r1
 800695a:	490d      	ldr	r1, [pc, #52]	@ (8006990 <xTimerCreateTimerTask+0x74>)
 800695c:	480d      	ldr	r0, [pc, #52]	@ (8006994 <xTimerCreateTimerTask+0x78>)
 800695e:	f7fe ffbb 	bl	80058d8 <xTaskCreateStatic>
 8006962:	4603      	mov	r3, r0
 8006964:	4a0c      	ldr	r2, [pc, #48]	@ (8006998 <xTimerCreateTimerTask+0x7c>)
 8006966:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8006968:	4b0b      	ldr	r3, [pc, #44]	@ (8006998 <xTimerCreateTimerTask+0x7c>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8006970:	2301      	movs	r3, #1
 8006972:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d103      	bne.n	8006982 <xTimerCreateTimerTask+0x66>
 800697a:	f000 fc8d 	bl	8007298 <ulSetInterruptMask>
 800697e:	bf00      	nop
 8006980:	e7fd      	b.n	800697e <xTimerCreateTimerTask+0x62>
        return xReturn;
 8006982:	68fb      	ldr	r3, [r7, #12]
    }
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	20000ad4 	.word	0x20000ad4
 8006990:	080074ec 	.word	0x080074ec
 8006994:	08006a41 	.word	0x08006a41
 8006998:	20000ad8 	.word	0x20000ad8

0800699c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80069a8:	e008      	b.n	80069bc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	4413      	add	r3, r2
 80069b2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	68f8      	ldr	r0, [r7, #12]
 80069ba:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	699a      	ldr	r2, [r3, #24]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	18d1      	adds	r1, r2, r3
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 f8d7 	bl	8006b7c <prvInsertTimerInActiveList>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1ea      	bne.n	80069aa <prvReloadTimer+0xe>
        }
    }
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
	...

080069e0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ea:	4b14      	ldr	r3, [pc, #80]	@ (8006a3c <prvProcessExpiredTimer+0x5c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	3304      	adds	r3, #4
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7fe fa07 	bl	8004e0c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d005      	beq.n	8006a18 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	6879      	ldr	r1, [r7, #4]
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f7ff ffc3 	bl	800699c <prvReloadTimer>
 8006a16:	e008      	b.n	8006a2a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a1e:	f023 0301 	bic.w	r3, r3, #1
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	4798      	blx	r3
    }
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000acc 	.word	0x20000acc

08006a40 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a48:	f107 0308 	add.w	r3, r7, #8
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f000 f851 	bl	8006af4 <prvGetNextExpireTime>
 8006a52:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	4619      	mov	r1, r3
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 f805 	bl	8006a68 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8006a5e:	f000 f8cf 	bl	8006c00 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a62:	bf00      	nop
 8006a64:	e7f0      	b.n	8006a48 <prvTimerTask+0x8>
	...

08006a68 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006a72:	f7ff f95d 	bl	8005d30 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a76:	f107 0308 	add.w	r3, r7, #8
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 f85e 	bl	8006b3c <prvSampleTimeNow>
 8006a80:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d12a      	bne.n	8006ade <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10a      	bne.n	8006aa4 <prvProcessTimerOrBlockTask+0x3c>
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d806      	bhi.n	8006aa4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006a96:	f7ff f959 	bl	8005d4c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006a9a:	68f9      	ldr	r1, [r7, #12]
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f7ff ff9f 	bl	80069e0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006aa2:	e01e      	b.n	8006ae2 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d008      	beq.n	8006abc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006aaa:	4b10      	ldr	r3, [pc, #64]	@ (8006aec <prvProcessTimerOrBlockTask+0x84>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <prvProcessTimerOrBlockTask+0x50>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e000      	b.n	8006aba <prvProcessTimerOrBlockTask+0x52>
 8006ab8:	2300      	movs	r3, #0
 8006aba:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006abc:	4b0c      	ldr	r3, [pc, #48]	@ (8006af0 <prvProcessTimerOrBlockTask+0x88>)
 8006abe:	6818      	ldr	r0, [r3, #0]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	4619      	mov	r1, r3
 8006aca:	f7fe fed1 	bl	8005870 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006ace:	f7ff f93d 	bl	8005d4c <xTaskResumeAll>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d104      	bne.n	8006ae2 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8006ad8:	f000 fa06 	bl	8006ee8 <vPortYield>
    }
 8006adc:	e001      	b.n	8006ae2 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8006ade:	f7ff f935 	bl	8005d4c <xTaskResumeAll>
    }
 8006ae2:	bf00      	nop
 8006ae4:	3710      	adds	r7, #16
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	20000ad0 	.word	0x20000ad0
 8006af0:	20000ad4 	.word	0x20000ad4

08006af4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006afc:	4b0e      	ldr	r3, [pc, #56]	@ (8006b38 <prvGetNextExpireTime+0x44>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <prvGetNextExpireTime+0x16>
 8006b06:	2201      	movs	r2, #1
 8006b08:	e000      	b.n	8006b0c <prvGetNextExpireTime+0x18>
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d105      	bne.n	8006b24 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b18:	4b07      	ldr	r3, [pc, #28]	@ (8006b38 <prvGetNextExpireTime+0x44>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60fb      	str	r3, [r7, #12]
 8006b22:	e001      	b.n	8006b28 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006b28:	68fb      	ldr	r3, [r7, #12]
    }
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr
 8006b36:	bf00      	nop
 8006b38:	20000acc 	.word	0x20000acc

08006b3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8006b44:	f7ff f9f0 	bl	8005f28 <xTaskGetTickCount>
 8006b48:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b78 <prvSampleTimeNow+0x3c>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d205      	bcs.n	8006b60 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006b54:	f000 f922 	bl	8006d9c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e002      	b.n	8006b66 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006b66:	4a04      	ldr	r2, [pc, #16]	@ (8006b78 <prvSampleTimeNow+0x3c>)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
    }
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20000adc 	.word	0x20000adc

08006b7c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	68ba      	ldr	r2, [r7, #8]
 8006b92:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006b9a:	68ba      	ldr	r2, [r7, #8]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d812      	bhi.n	8006bc8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	1ad2      	subs	r2, r2, r3
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d302      	bcc.n	8006bb6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	617b      	str	r3, [r7, #20]
 8006bb4:	e01b      	b.n	8006bee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bb6:	4b10      	ldr	r3, [pc, #64]	@ (8006bf8 <prvInsertTimerInActiveList+0x7c>)
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	3304      	adds	r3, #4
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	f7fe f8ea 	bl	8004d9a <vListInsert>
 8006bc6:	e012      	b.n	8006bee <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d206      	bcs.n	8006bde <prvInsertTimerInActiveList+0x62>
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d302      	bcc.n	8006bde <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	617b      	str	r3, [r7, #20]
 8006bdc:	e007      	b.n	8006bee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bde:	4b07      	ldr	r3, [pc, #28]	@ (8006bfc <prvInsertTimerInActiveList+0x80>)
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	3304      	adds	r3, #4
 8006be6:	4619      	mov	r1, r3
 8006be8:	4610      	mov	r0, r2
 8006bea:	f7fe f8d6 	bl	8004d9a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006bee:	697b      	ldr	r3, [r7, #20]
    }
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3718      	adds	r7, #24
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	20000ad0 	.word	0x20000ad0
 8006bfc:	20000acc 	.word	0x20000acc

08006c00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b088      	sub	sp, #32
 8006c04:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c06:	e0b7      	b.n	8006d78 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	da11      	bge.n	8006c32 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c0e:	1d3b      	adds	r3, r7, #4
 8006c10:	3304      	adds	r3, #4
 8006c12:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d103      	bne.n	8006c22 <prvProcessReceivedCommands+0x22>
 8006c1a:	f000 fb3d 	bl	8007298 <ulSetInterruptMask>
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c22:	69fb      	ldr	r3, [r7, #28]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	6850      	ldr	r0, [r2, #4]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	6892      	ldr	r2, [r2, #8]
 8006c2e:	4611      	mov	r1, r2
 8006c30:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f2c0 809f 	blt.w	8006d78 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d004      	beq.n	8006c50 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	3304      	adds	r3, #4
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fe f8de 	bl	8004e0c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c50:	463b      	mov	r3, r7
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7ff ff72 	bl	8006b3c <prvSampleTimeNow>
 8006c58:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	3b01      	subs	r3, #1
 8006c5e:	2b08      	cmp	r3, #8
 8006c60:	f200 8087 	bhi.w	8006d72 <prvProcessReceivedCommands+0x172>
 8006c64:	a201      	add	r2, pc, #4	@ (adr r2, 8006c6c <prvProcessReceivedCommands+0x6c>)
 8006c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c6a:	bf00      	nop
 8006c6c:	08006c91 	.word	0x08006c91
 8006c70:	08006c91 	.word	0x08006c91
 8006c74:	08006cf9 	.word	0x08006cf9
 8006c78:	08006d0d 	.word	0x08006d0d
 8006c7c:	08006d49 	.word	0x08006d49
 8006c80:	08006c91 	.word	0x08006c91
 8006c84:	08006c91 	.word	0x08006c91
 8006c88:	08006cf9 	.word	0x08006cf9
 8006c8c:	08006d0d 	.word	0x08006d0d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	18d1      	adds	r1, r2, r3
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	69b8      	ldr	r0, [r7, #24]
 8006cb0:	f7ff ff64 	bl	8006b7c <prvInsertTimerInActiveList>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d05d      	beq.n	8006d76 <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d009      	beq.n	8006cdc <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	4413      	add	r3, r2
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	69b8      	ldr	r0, [r7, #24]
 8006cd6:	f7ff fe61 	bl	800699c <prvReloadTimer>
 8006cda:	e008      	b.n	8006cee <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ce2:	f023 0301 	bic.w	r3, r3, #1
 8006ce6:	b2da      	uxtb	r2, r3
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cee:	69bb      	ldr	r3, [r7, #24]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	69b8      	ldr	r0, [r7, #24]
 8006cf4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006cf6:	e03e      	b.n	8006d76 <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cfe:	f023 0301 	bic.w	r3, r3, #1
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006d0a:	e035      	b.n	8006d78 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d12:	f043 0301 	orr.w	r3, r3, #1
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d103      	bne.n	8006d34 <prvProcessReceivedCommands+0x134>
 8006d2c:	f000 fab4 	bl	8007298 <ulSetInterruptMask>
 8006d30:	bf00      	nop
 8006d32:	e7fd      	b.n	8006d30 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	699a      	ldr	r2, [r3, #24]
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	18d1      	adds	r1, r2, r3
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	69b8      	ldr	r0, [r7, #24]
 8006d42:	f7ff ff1b 	bl	8006b7c <prvInsertTimerInActiveList>
                        break;
 8006d46:	e017      	b.n	8006d78 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d103      	bne.n	8006d5e <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8006d56:	69b8      	ldr	r0, [r7, #24]
 8006d58:	f000 fb50 	bl	80073fc <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006d5c:	e00c      	b.n	8006d78 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d64:	f023 0301 	bic.w	r3, r3, #1
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006d70:	e002      	b.n	8006d78 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006d72:	bf00      	nop
 8006d74:	e000      	b.n	8006d78 <prvProcessReceivedCommands+0x178>
                        break;
 8006d76:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d78:	4b07      	ldr	r3, [pc, #28]	@ (8006d98 <prvProcessReceivedCommands+0x198>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	1d39      	adds	r1, r7, #4
 8006d7e:	2200      	movs	r2, #0
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7fe faf0 	bl	8005366 <xQueueReceive>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f47f af3d 	bne.w	8006c08 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8006d8e:	bf00      	nop
 8006d90:	bf00      	nop
 8006d92:	3720      	adds	r7, #32
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	20000ad4 	.word	0x20000ad4

08006d9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006da2:	e009      	b.n	8006db8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006da4:	4b0e      	ldr	r3, [pc, #56]	@ (8006de0 <prvSwitchTimerLists+0x44>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006dae:	f04f 31ff 	mov.w	r1, #4294967295
 8006db2:	6838      	ldr	r0, [r7, #0]
 8006db4:	f7ff fe14 	bl	80069e0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006db8:	4b09      	ldr	r3, [pc, #36]	@ (8006de0 <prvSwitchTimerLists+0x44>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1f0      	bne.n	8006da4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006dc2:	4b07      	ldr	r3, [pc, #28]	@ (8006de0 <prvSwitchTimerLists+0x44>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006dc8:	4b06      	ldr	r3, [pc, #24]	@ (8006de4 <prvSwitchTimerLists+0x48>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a04      	ldr	r2, [pc, #16]	@ (8006de0 <prvSwitchTimerLists+0x44>)
 8006dce:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006dd0:	4a04      	ldr	r2, [pc, #16]	@ (8006de4 <prvSwitchTimerLists+0x48>)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6013      	str	r3, [r2, #0]
    }
 8006dd6:	bf00      	nop
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	20000acc 	.word	0x20000acc
 8006de4:	20000ad0 	.word	0x20000ad0

08006de8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006dee:	f000 f88d 	bl	8006f0c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006df2:	4b15      	ldr	r3, [pc, #84]	@ (8006e48 <prvCheckForValidListAndQueue+0x60>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d120      	bne.n	8006e3c <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8006dfa:	4814      	ldr	r0, [pc, #80]	@ (8006e4c <prvCheckForValidListAndQueue+0x64>)
 8006dfc:	f7fd ffa0 	bl	8004d40 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006e00:	4813      	ldr	r0, [pc, #76]	@ (8006e50 <prvCheckForValidListAndQueue+0x68>)
 8006e02:	f7fd ff9d 	bl	8004d40 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006e06:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <prvCheckForValidListAndQueue+0x6c>)
 8006e08:	4a10      	ldr	r2, [pc, #64]	@ (8006e4c <prvCheckForValidListAndQueue+0x64>)
 8006e0a:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006e0c:	4b12      	ldr	r3, [pc, #72]	@ (8006e58 <prvCheckForValidListAndQueue+0x70>)
 8006e0e:	4a10      	ldr	r2, [pc, #64]	@ (8006e50 <prvCheckForValidListAndQueue+0x68>)
 8006e10:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e12:	2300      	movs	r3, #0
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	4b11      	ldr	r3, [pc, #68]	@ (8006e5c <prvCheckForValidListAndQueue+0x74>)
 8006e18:	4a11      	ldr	r2, [pc, #68]	@ (8006e60 <prvCheckForValidListAndQueue+0x78>)
 8006e1a:	2110      	movs	r1, #16
 8006e1c:	200a      	movs	r0, #10
 8006e1e:	f7fe f898 	bl	8004f52 <xQueueGenericCreateStatic>
 8006e22:	4603      	mov	r3, r0
 8006e24:	4a08      	ldr	r2, [pc, #32]	@ (8006e48 <prvCheckForValidListAndQueue+0x60>)
 8006e26:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006e28:	4b07      	ldr	r3, [pc, #28]	@ (8006e48 <prvCheckForValidListAndQueue+0x60>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d005      	beq.n	8006e3c <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e30:	4b05      	ldr	r3, [pc, #20]	@ (8006e48 <prvCheckForValidListAndQueue+0x60>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	490b      	ldr	r1, [pc, #44]	@ (8006e64 <prvCheckForValidListAndQueue+0x7c>)
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fe fcd4 	bl	80057e4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006e3c:	f000 f878 	bl	8006f30 <vPortExitCritical>
    }
 8006e40:	bf00      	nop
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	20000ad4 	.word	0x20000ad4
 8006e4c:	20000aa4 	.word	0x20000aa4
 8006e50:	20000ab8 	.word	0x20000ab8
 8006e54:	20000acc 	.word	0x20000acc
 8006e58:	20000ad0 	.word	0x20000ad0
 8006e5c:	20000b80 	.word	0x20000b80
 8006e60:	20000ae0 	.word	0x20000ae0
 8006e64:	080074f4 	.word	0x080074f4

08006e68 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e9c <vPortSetupTimerInterrupt+0x34>)
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006e72:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea0 <vPortSetupTimerInterrupt+0x38>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea4 <vPortSetupTimerInterrupt+0x3c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8006ea8 <vPortSetupTimerInterrupt+0x40>)
 8006e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e82:	099b      	lsrs	r3, r3, #6
 8006e84:	4a09      	ldr	r2, [pc, #36]	@ (8006eac <vPortSetupTimerInterrupt+0x44>)
 8006e86:	3b01      	subs	r3, #1
 8006e88:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8006e8a:	4b04      	ldr	r3, [pc, #16]	@ (8006e9c <vPortSetupTimerInterrupt+0x34>)
 8006e8c:	2207      	movs	r2, #7
 8006e8e:	601a      	str	r2, [r3, #0]
}
 8006e90:	bf00      	nop
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	e000e010 	.word	0xe000e010
 8006ea0:	e000e018 	.word	0xe000e018
 8006ea4:	20000000 	.word	0x20000000
 8006ea8:	10624dd3 	.word	0x10624dd3
 8006eac:	e000e014 	.word	0xe000e014

08006eb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8006eba:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee4 <prvTaskExitError+0x34>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec2:	d003      	beq.n	8006ecc <prvTaskExitError+0x1c>
 8006ec4:	f000 f9e8 	bl	8007298 <ulSetInterruptMask>
 8006ec8:	bf00      	nop
 8006eca:	e7fd      	b.n	8006ec8 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8006ecc:	f000 f9e4 	bl	8007298 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8006ed0:	bf00      	nop
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0fc      	beq.n	8006ed2 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8006ed8:	bf00      	nop
 8006eda:	bf00      	nop
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	2000000c 	.word	0x2000000c

08006ee8 <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006eec:	4b06      	ldr	r3, [pc, #24]	@ (8006f08 <vPortYield+0x20>)
 8006eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ef2:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8006ef4:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8006ef8:	f3bf 8f6f 	isb	sy
}
 8006efc:	bf00      	nop
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	e000ed04 	.word	0xe000ed04

08006f0c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8006f10:	f000 f9c2 	bl	8007298 <ulSetInterruptMask>
    ulCriticalNesting++;
 8006f14:	4b05      	ldr	r3, [pc, #20]	@ (8006f2c <vPortEnterCritical+0x20>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	4a04      	ldr	r2, [pc, #16]	@ (8006f2c <vPortEnterCritical+0x20>)
 8006f1c:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8006f1e:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8006f22:	f3bf 8f6f 	isb	sy
}
 8006f26:	bf00      	nop
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	2000000c 	.word	0x2000000c

08006f30 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8006f34:	4b0a      	ldr	r3, [pc, #40]	@ (8006f60 <vPortExitCritical+0x30>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d103      	bne.n	8006f44 <vPortExitCritical+0x14>
 8006f3c:	f000 f9ac 	bl	8007298 <ulSetInterruptMask>
 8006f40:	bf00      	nop
 8006f42:	e7fd      	b.n	8006f40 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8006f44:	4b06      	ldr	r3, [pc, #24]	@ (8006f60 <vPortExitCritical+0x30>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	4a05      	ldr	r2, [pc, #20]	@ (8006f60 <vPortExitCritical+0x30>)
 8006f4c:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8006f4e:	4b04      	ldr	r3, [pc, #16]	@ (8006f60 <vPortExitCritical+0x30>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d102      	bne.n	8006f5c <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8006f56:	2000      	movs	r0, #0
 8006f58:	f000 f9ab 	bl	80072b2 <vClearInterruptMask>
    }
}
 8006f5c:	bf00      	nop
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	2000000c 	.word	0x2000000c

08006f64 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f6a:	f000 f995 	bl	8007298 <ulSetInterruptMask>
 8006f6e:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006f70:	f7fe fff6 	bl	8005f60 <xTaskIncrementTick>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d003      	beq.n	8006f82 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f7a:	4b05      	ldr	r3, [pc, #20]	@ (8006f90 <xPortSysTickHandler+0x2c>)
 8006f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f80:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f995 	bl	80072b2 <vClearInterruptMask>
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	e000ed04 	.word	0xe000ed04

08006f94 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	3b02      	subs	r3, #2
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8006faa:	7afb      	ldrb	r3, [r7, #11]
 8006fac:	2b66      	cmp	r3, #102	@ 0x66
 8006fae:	d102      	bne.n	8006fb6 <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8006fb0:	f000 f93e 	bl	8007230 <vRestoreContextOfFirstTask>
            break;
 8006fb4:	e003      	b.n	8006fbe <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8006fb6:	f000 f96f 	bl	8007298 <ulSetInterruptMask>
 8006fba:	bf00      	nop
 8006fbc:	e7fd      	b.n	8006fba <vPortSVCHandler_C+0x26>
    }
}
 8006fbe:	bf00      	nop
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	3b04      	subs	r3, #4
 8006fda:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fe2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	3b04      	subs	r3, #4
 8006fe8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	3b04      	subs	r3, #4
 8006ff4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8006ff6:	4a38      	ldr	r2, [pc, #224]	@ (80070d8 <pxPortInitialiseStack+0x110>)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3b04      	subs	r3, #4
 8007000:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8007008:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3b04      	subs	r3, #4
 800700e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8007016:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	3b04      	subs	r3, #4
 800701c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8007024:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	3b04      	subs	r3, #4
 800702a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8007032:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	3b04      	subs	r3, #4
 8007038:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3b04      	subs	r3, #4
 8007044:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 800704c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	3b04      	subs	r3, #4
 8007052:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 800705a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	3b04      	subs	r3, #4
 8007060:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8007068:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	3b04      	subs	r3, #4
 800706e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8007076:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	3b04      	subs	r3, #4
 800707c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8007084:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	3b04      	subs	r3, #4
 800708a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8007092:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	3b04      	subs	r3, #4
 8007098:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 80070a0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	3b04      	subs	r3, #4
 80070a6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 80070ae:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	3b04      	subs	r3, #4
 80070b4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 80070bc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	3b04      	subs	r3, #4
 80070c2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 80070ca:	68fb      	ldr	r3, [r7, #12]
    }
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	08006eb1 	.word	0x08006eb1

080070dc <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80070e2:	2300      	movs	r3, #0
 80070e4:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 80070e6:	4b35      	ldr	r3, [pc, #212]	@ (80071bc <xPortStartScheduler+0xe0>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 80070ec:	4b33      	ldr	r3, [pc, #204]	@ (80071bc <xPortStartScheduler+0xe0>)
 80070ee:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80070f2:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 80070f4:	4b31      	ldr	r3, [pc, #196]	@ (80071bc <xPortStartScheduler+0xe0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	0e1b      	lsrs	r3, r3, #24
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070fe:	79fb      	ldrb	r3, [r7, #7]
 8007100:	b2db      	uxtb	r3, r3
 8007102:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007106:	b2da      	uxtb	r2, r3
 8007108:	4b2d      	ldr	r3, [pc, #180]	@ (80071c0 <xPortStartScheduler+0xe4>)
 800710a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800710c:	4b2c      	ldr	r3, [pc, #176]	@ (80071c0 <xPortStartScheduler+0xe4>)
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d103      	bne.n	800711c <xPortStartScheduler+0x40>
 8007114:	f000 f8c0 	bl	8007298 <ulSetInterruptMask>
 8007118:	bf00      	nop
 800711a:	e7fd      	b.n	8007118 <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800711c:	79fb      	ldrb	r3, [r7, #7]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	43db      	mvns	r3, r3
 8007122:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00b      	beq.n	8007142 <xPortStartScheduler+0x66>
 800712a:	f000 f8b5 	bl	8007298 <ulSetInterruptMask>
 800712e:	bf00      	nop
 8007130:	e7fd      	b.n	800712e <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	3301      	adds	r3, #1
 8007136:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007138:	79fb      	ldrb	r3, [r7, #7]
 800713a:	b2db      	uxtb	r3, r3
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	b2db      	uxtb	r3, r3
 8007140:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007142:	79fb      	ldrb	r3, [r7, #7]
 8007144:	b2db      	uxtb	r3, r3
 8007146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800714a:	2b80      	cmp	r3, #128	@ 0x80
 800714c:	d0f1      	beq.n	8007132 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	2b08      	cmp	r3, #8
 8007152:	d103      	bne.n	800715c <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8007154:	4b1b      	ldr	r3, [pc, #108]	@ (80071c4 <xPortStartScheduler+0xe8>)
 8007156:	2200      	movs	r2, #0
 8007158:	601a      	str	r2, [r3, #0]
 800715a:	e004      	b.n	8007166 <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	f1c3 0307 	rsb	r3, r3, #7
 8007162:	4a18      	ldr	r2, [pc, #96]	@ (80071c4 <xPortStartScheduler+0xe8>)
 8007164:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007166:	4b17      	ldr	r3, [pc, #92]	@ (80071c4 <xPortStartScheduler+0xe8>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	021b      	lsls	r3, r3, #8
 800716c:	4a15      	ldr	r2, [pc, #84]	@ (80071c4 <xPortStartScheduler+0xe8>)
 800716e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007170:	4b14      	ldr	r3, [pc, #80]	@ (80071c4 <xPortStartScheduler+0xe8>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007178:	4a12      	ldr	r2, [pc, #72]	@ (80071c4 <xPortStartScheduler+0xe8>)
 800717a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 800717c:	4a0f      	ldr	r2, [pc, #60]	@ (80071bc <xPortStartScheduler+0xe0>)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007182:	4b11      	ldr	r3, [pc, #68]	@ (80071c8 <xPortStartScheduler+0xec>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a10      	ldr	r2, [pc, #64]	@ (80071c8 <xPortStartScheduler+0xec>)
 8007188:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800718c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800718e:	4b0e      	ldr	r3, [pc, #56]	@ (80071c8 <xPortStartScheduler+0xec>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a0d      	ldr	r2, [pc, #52]	@ (80071c8 <xPortStartScheduler+0xec>)
 8007194:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007198:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800719a:	f7ff fe65 	bl	8006e68 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 800719e:	4b0b      	ldr	r3, [pc, #44]	@ (80071cc <xPortStartScheduler+0xf0>)
 80071a0:	2200      	movs	r2, #0
 80071a2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 80071a4:	f000 f864 	bl	8007270 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 80071a8:	f7fe ffea 	bl	8006180 <vTaskSwitchContext>
    prvTaskExitError();
 80071ac:	f7ff fe80 	bl	8006eb0 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	e000ed1c 	.word	0xe000ed1c
 80071c0:	20000bd0 	.word	0x20000bd0
 80071c4:	20000bd4 	.word	0x20000bd4
 80071c8:	e000ed20 	.word	0xe000ed20
 80071cc:	2000000c 	.word	0x2000000c

080071d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80071d6:	f3ef 8305 	mrs	r3, IPSR
 80071da:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b0f      	cmp	r3, #15
 80071e0:	d90d      	bls.n	80071fe <vPortValidateInterruptPriority+0x2e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071e2:	4a0f      	ldr	r2, [pc, #60]	@ (8007220 <vPortValidateInterruptPriority+0x50>)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4413      	add	r3, r2
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007224 <vPortValidateInterruptPriority+0x54>)
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	78fa      	ldrb	r2, [r7, #3]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d203      	bcs.n	80071fe <vPortValidateInterruptPriority+0x2e>
 80071f6:	f000 f84f 	bl	8007298 <ulSetInterruptMask>
 80071fa:	bf00      	nop
 80071fc:	e7fd      	b.n	80071fa <vPortValidateInterruptPriority+0x2a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007228 <vPortValidateInterruptPriority+0x58>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007206:	4b09      	ldr	r3, [pc, #36]	@ (800722c <vPortValidateInterruptPriority+0x5c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	429a      	cmp	r2, r3
 800720c:	d903      	bls.n	8007216 <vPortValidateInterruptPriority+0x46>
 800720e:	f000 f843 	bl	8007298 <ulSetInterruptMask>
 8007212:	bf00      	nop
 8007214:	e7fd      	b.n	8007212 <vPortValidateInterruptPriority+0x42>
    }
 8007216:	bf00      	nop
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	e000e3f0 	.word	0xe000e3f0
 8007224:	20000bd0 	.word	0x20000bd0
 8007228:	e000ed0c 	.word	0xe000ed0c
 800722c:	20000bd4 	.word	0x20000bd4

08007230 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8007230:	4a0b      	ldr	r2, [pc, #44]	@ (8007260 <pxCurrentTCBConst2>)
 8007232:	6811      	ldr	r1, [r2, #0]
 8007234:	6808      	ldr	r0, [r1, #0]
 8007236:	c806      	ldmia	r0!, {r1, r2}
 8007238:	f381 880b 	msr	PSPLIM, r1
 800723c:	2102      	movs	r1, #2
 800723e:	f381 8814 	msr	CONTROL, r1
 8007242:	3020      	adds	r0, #32
 8007244:	f380 8809 	msr	PSP, r0
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f04f 0000 	mov.w	r0, #0
 8007250:	f380 8811 	msr	BASEPRI, r0
 8007254:	4710      	bx	r2
 8007256:	bf00      	nop
 8007258:	f3af 8000 	nop.w
 800725c:	f3af 8000 	nop.w

08007260 <pxCurrentTCBConst2>:
 8007260:	200005a4 	.word	0x200005a4
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 8007264:	bf00      	nop
 8007266:	bf00      	nop
	...

08007270 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007270:	4807      	ldr	r0, [pc, #28]	@ (8007290 <xVTORConst>)
 8007272:	6800      	ldr	r0, [r0, #0]
 8007274:	6800      	ldr	r0, [r0, #0]
 8007276:	f380 8808 	msr	MSP, r0
 800727a:	b662      	cpsie	i
 800727c:	b661      	cpsie	f
 800727e:	f3bf 8f4f 	dsb	sy
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	df66      	svc	102	@ 0x66
 8007288:	bf00      	nop
 800728a:	bf00      	nop
 800728c:	f3af 8000 	nop.w

08007290 <xVTORConst>:
 8007290:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8007294:	bf00      	nop
 8007296:	bf00      	nop

08007298 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007298:	f3ef 8011 	mrs	r0, BASEPRI
 800729c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 80072a0:	f381 8811 	msr	BASEPRI, r1
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80072ae:	bf00      	nop
 80072b0:	4618      	mov	r0, r3

080072b2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80072b2:	f380 8811 	msr	BASEPRI, r0
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 80072c0:	bf00      	nop
	...

080072d0 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80072d0:	f3ef 8009 	mrs	r0, PSP
 80072d4:	f3ef 820b 	mrs	r2, PSPLIM
 80072d8:	4673      	mov	r3, lr
 80072da:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80072de:	4a10      	ldr	r2, [pc, #64]	@ (8007320 <pxCurrentTCBConst>)
 80072e0:	6811      	ldr	r1, [r2, #0]
 80072e2:	6008      	str	r0, [r1, #0]
 80072e4:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	f3bf 8f6f 	isb	sy
 80072f4:	f7fe ff44 	bl	8006180 <vTaskSwitchContext>
 80072f8:	f04f 0000 	mov.w	r0, #0
 80072fc:	f380 8811 	msr	BASEPRI, r0
 8007300:	4a07      	ldr	r2, [pc, #28]	@ (8007320 <pxCurrentTCBConst>)
 8007302:	6811      	ldr	r1, [r2, #0]
 8007304:	6808      	ldr	r0, [r1, #0]
 8007306:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800730a:	f382 880b 	msr	PSPLIM, r2
 800730e:	f380 8809 	msr	PSP, r0
 8007312:	4718      	bx	r3
 8007314:	f3af 8000 	nop.w
 8007318:	f3af 8000 	nop.w
 800731c:	f3af 8000 	nop.w

08007320 <pxCurrentTCBConst>:
 8007320:	200005a4 	.word	0x200005a4
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8007324:	bf00      	nop
 8007326:	bf00      	nop
	...

08007330 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8007330:	f01e 0f04 	tst.w	lr, #4
 8007334:	bf0c      	ite	eq
 8007336:	f3ef 8008 	mrseq	r0, MSP
 800733a:	f3ef 8009 	mrsne	r0, PSP
 800733e:	4904      	ldr	r1, [pc, #16]	@ (8007350 <svchandler_address_const>)
 8007340:	4708      	bx	r1
 8007342:	bf00      	nop
 8007344:	f3af 8000 	nop.w
 8007348:	f3af 8000 	nop.w
 800734c:	f3af 8000 	nop.w

08007350 <svchandler_address_const>:
 8007350:	08006f95 	.word	0x08006f95
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 8007354:	bf00      	nop
 8007356:	bf00      	nop

08007358 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8007360:	2300      	movs	r3, #0
 8007362:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f003 0307 	and.w	r3, r3, #7
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00e      	beq.n	800738c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f023 0307 	bic.w	r3, r3, #7
 8007374:	3308      	adds	r3, #8
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	429a      	cmp	r2, r3
 800737a:	d205      	bcs.n	8007388 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f023 0307 	bic.w	r3, r3, #7
 8007382:	3308      	adds	r3, #8
 8007384:	607b      	str	r3, [r7, #4]
 8007386:	e001      	b.n	800738c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8007388:	2300      	movs	r3, #0
 800738a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 800738c:	f7fe fcd0 	bl	8005d30 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8007390:	4b17      	ldr	r3, [pc, #92]	@ (80073f0 <pvPortMalloc+0x98>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d105      	bne.n	80073a4 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8007398:	4b16      	ldr	r3, [pc, #88]	@ (80073f4 <pvPortMalloc+0x9c>)
 800739a:	f023 0307 	bic.w	r3, r3, #7
 800739e:	461a      	mov	r2, r3
 80073a0:	4b13      	ldr	r3, [pc, #76]	@ (80073f0 <pvPortMalloc+0x98>)
 80073a2:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d01b      	beq.n	80073e2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80073aa:	4b13      	ldr	r3, [pc, #76]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80073b2:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d813      	bhi.n	80073e2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 80073ba:	4b0f      	ldr	r3, [pc, #60]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	441a      	add	r2, r3
 80073c2:	4b0d      	ldr	r3, [pc, #52]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073c4:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d90b      	bls.n	80073e2 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 80073ca:	4b09      	ldr	r3, [pc, #36]	@ (80073f0 <pvPortMalloc+0x98>)
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	4b0a      	ldr	r3, [pc, #40]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4413      	add	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 80073d6:	4b08      	ldr	r3, [pc, #32]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4413      	add	r3, r2
 80073de:	4a06      	ldr	r2, [pc, #24]	@ (80073f8 <pvPortMalloc+0xa0>)
 80073e0:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80073e2:	f7fe fcb3 	bl	8005d4c <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80073e6:	68fb      	ldr	r3, [r7, #12]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	20002bdc 	.word	0x20002bdc
 80073f4:	20000bdf 	.word	0x20000bdf
 80073f8:	20002bd8 	.word	0x20002bd8

080073fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d003      	beq.n	8007412 <vPortFree+0x16>
 800740a:	f7ff ff45 	bl	8007298 <ulSetInterruptMask>
 800740e:	bf00      	nop
 8007410:	e7fd      	b.n	800740e <vPortFree+0x12>
}
 8007412:	bf00      	nop
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <memset>:
 800741a:	4402      	add	r2, r0
 800741c:	4603      	mov	r3, r0
 800741e:	4293      	cmp	r3, r2
 8007420:	d100      	bne.n	8007424 <memset+0xa>
 8007422:	4770      	bx	lr
 8007424:	f803 1b01 	strb.w	r1, [r3], #1
 8007428:	e7f9      	b.n	800741e <memset+0x4>
	...

0800742c <__libc_init_array>:
 800742c:	b570      	push	{r4, r5, r6, lr}
 800742e:	4d0d      	ldr	r5, [pc, #52]	@ (8007464 <__libc_init_array+0x38>)
 8007430:	2600      	movs	r6, #0
 8007432:	4c0d      	ldr	r4, [pc, #52]	@ (8007468 <__libc_init_array+0x3c>)
 8007434:	1b64      	subs	r4, r4, r5
 8007436:	10a4      	asrs	r4, r4, #2
 8007438:	42a6      	cmp	r6, r4
 800743a:	d109      	bne.n	8007450 <__libc_init_array+0x24>
 800743c:	4d0b      	ldr	r5, [pc, #44]	@ (800746c <__libc_init_array+0x40>)
 800743e:	2600      	movs	r6, #0
 8007440:	4c0b      	ldr	r4, [pc, #44]	@ (8007470 <__libc_init_array+0x44>)
 8007442:	f000 f825 	bl	8007490 <_init>
 8007446:	1b64      	subs	r4, r4, r5
 8007448:	10a4      	asrs	r4, r4, #2
 800744a:	42a6      	cmp	r6, r4
 800744c:	d105      	bne.n	800745a <__libc_init_array+0x2e>
 800744e:	bd70      	pop	{r4, r5, r6, pc}
 8007450:	f855 3b04 	ldr.w	r3, [r5], #4
 8007454:	3601      	adds	r6, #1
 8007456:	4798      	blx	r3
 8007458:	e7ee      	b.n	8007438 <__libc_init_array+0xc>
 800745a:	f855 3b04 	ldr.w	r3, [r5], #4
 800745e:	3601      	adds	r6, #1
 8007460:	4798      	blx	r3
 8007462:	e7f2      	b.n	800744a <__libc_init_array+0x1e>
 8007464:	080075a4 	.word	0x080075a4
 8007468:	080075a4 	.word	0x080075a4
 800746c:	080075a4 	.word	0x080075a4
 8007470:	080075a8 	.word	0x080075a8

08007474 <memcpy>:
 8007474:	440a      	add	r2, r1
 8007476:	1e43      	subs	r3, r0, #1
 8007478:	4291      	cmp	r1, r2
 800747a:	d100      	bne.n	800747e <memcpy+0xa>
 800747c:	4770      	bx	lr
 800747e:	b510      	push	{r4, lr}
 8007480:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007484:	4291      	cmp	r1, r2
 8007486:	f803 4f01 	strb.w	r4, [r3, #1]!
 800748a:	d1f9      	bne.n	8007480 <memcpy+0xc>
 800748c:	bd10      	pop	{r4, pc}
	...

08007490 <_init>:
 8007490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007492:	bf00      	nop
 8007494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007496:	bc08      	pop	{r3}
 8007498:	469e      	mov	lr, r3
 800749a:	4770      	bx	lr

0800749c <_fini>:
 800749c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749e:	bf00      	nop
 80074a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074a2:	bc08      	pop	{r3}
 80074a4:	469e      	mov	lr, r3
 80074a6:	4770      	bx	lr
