/*
 *	Platform features
 *
 *	Z80 at 7.372MHz
 *	Zilog SIO/2 at 0x80-0x83
 *	IDE at 0x10-0x17 no high or control access
 *
 *	16K ROM that can be banked out
 *	128K RAM of which 64K is normally accessible
 *
 *	Optional
 *	1.	Support for the 'A16 via SIO' hack using W/RDYB
 *	2.	Support for timer via SIO hack
 *	3.	Support for A16 via ROM_PAGE15 on Tom's SBC
 *
 *	I/O is mapped as
 *	0 SIO A data
 *	1 SIO B data
 *	2 SIO A ctrl
 *	3 SIO B ctrl
 *
 *	CF is classically mapped at 10-17 as 8bit IDE
 *
 *	The ROM disable is at 0x38
 *
 *	If it seems an awful lot like RC2014 then there's a reason for that
 *	because RC2014 draws heavily from it as well as Retrobrew/N8VEM
 *
 *	Tom Szolgya's system is also emulated. That adds ROM banking on
 *	using ports 0x3E and 0x3F (bit 0 of each)
 */

#include "ide.h"
#include "libz80/z80.h"
#include <fcntl.h>
#include <signal.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <termios.h>
#include <time.h>
#include <unistd.h>

static uint8_t ram[131072];
static uint8_t rom[16384 * 4];

static uint8_t romen     = 1;
static uint8_t banken    = 0;
static uint8_t fast      = 0;
static uint8_t timerhack = 0;
static uint8_t bankhack  = 0;
static uint8_t tom       = 0;

static uint8_t rombank   = 0;
static uint8_t rombanken = 0;

static Z80Context cpu_z80;
static uint8_t    int_recalc = 0;

/* IRQ source that is live */
static uint8_t live_irq;

#define IRQ_SIOA 1
#define IRQ_SIOB 2

static volatile int done;

#define TRACE_MEM  1
#define TRACE_IO   2
#define TRACE_ROM  4
#define TRACE_UNK  8
#define TRACE_SIO  16
#define TRACE_BANK 32
#define TRACE_IRQ  64

static int trace = 0;

static void reti_event(void);

static uint8_t mem_read(int unused, uint16_t addr) {
  static uint8_t rstate;
  uint8_t        r;

  if (trace & TRACE_MEM)
    fprintf(stderr, "R");
  if (addr < 0x4000 && romen) {
    if (trace & TRACE_MEM)
      fprintf(stderr, "R%1d", rombank);
    r = rom[rombank * 0x4000 + addr];
  } else if (banken == 1) {
    if (trace & TRACE_MEM)
      fprintf(stderr, "H");
    r = ram[addr + 65536];
  } else
    r = ram[addr];
  if (trace & TRACE_MEM)
    fprintf(stderr, " %04X <- %02X\n", addr, r);

  /* Look for ED with M1, followed directly by 4D and if so trigger
     the interrupt chain */
  if (cpu_z80.M1) {
    /* DD FD CB see the Z80 interrupt manual */
    if (r == 0xDD || r == 0xFD || r == 0xCB) {
      rstate = 2;
      return r;
    }
    /* Look for ED with M1, followed directly by 4D and if so trigger
       the interrupt chain */
    if (r == 0xED && rstate == 0) {
      rstate = 1;
      return r;
    }
  }
  if (r == 0x4D && rstate == 1)
    reti_event();
  rstate = 0;
  return r;
}

static void mem_write(int unused, uint16_t addr, uint8_t val) {
  if (addr < 0x4000 && romen) {
    if (trace & TRACE_MEM)
      fprintf(stderr, "W %04X : ROM %d\n", addr, rombank);
    return;
  }
  if (banken) {
    if (trace & TRACE_MEM)
      fprintf(stderr, "WH %04X -> %02X\n", addr, val);
    ram[addr + 65536] = val;
    return;
  }
  if (trace & TRACE_MEM)
    fprintf(stderr, "W %04X -> %02X\n", addr, val);
  ram[addr] = val;
}

static int check_chario(void) {
  fd_set         i, o;
  struct timeval tv;
  unsigned int   r = 0;

  FD_ZERO(&i);
  FD_SET(0, &i);
  FD_ZERO(&o);
  FD_SET(1, &o);
  tv.tv_sec  = 0;
  tv.tv_usec = 0;

  if (select(2, &i, NULL, NULL, &tv) == -1) {
    perror("select");
    exit(1);
  }
  if (FD_ISSET(0, &i))
    r |= 1;
  if (FD_ISSET(1, &o))
    r |= 2;
  return r;
}

static unsigned int next_char(void) {
  char c;
  if (read(0, &c, 1) != 1) {
    printf("(tty read without ready byte)\n");
    return 0xFF;
  }
  if (c == 0x0A)
    c = '\r';
  return c;
}

static void recalc_interrupts(void) { int_recalc = 1; }

struct z80_sio_chan {
  uint8_t wr[8];
  uint8_t rr[3];
  uint8_t data[3];
  uint8_t dptr;
  uint8_t irq;
  uint8_t rxint;
  uint8_t txint;
  uint8_t intbits;
#define INT_TX  1
#define INT_RX  2
#define INT_ERR 4
  uint8_t pending; /* Interrupt bits pending as an IRQ cause */
  uint8_t vector;  /* Vector pending to deliver */
};

static struct z80_sio_chan sio[2];

/*
 *	Interrupts. We don't handle IM2 yet.
 */

static void sio2_clear_int(struct z80_sio_chan *chan, uint8_t m) {
  if (trace & TRACE_IRQ) {
    fprintf(stderr, "Clear intbits %d %x\n", (int)(chan - sio), m);
  }
  chan->intbits &= ~m;
  chan->pending &= ~m;
  /* Check me - does it auto clear down or do you have to reti it ? */
  if (!(sio->intbits | sio[1].intbits)) {
    sio->rr[1] &= ~0x02;
    chan->irq = 0;
  }
  recalc_interrupts();
}

static void sio2_raise_int(struct z80_sio_chan *chan, uint8_t m) {
  uint8_t new = (chan->intbits ^ m) & m;
  uint8_t vector;
  chan->intbits |= m;
  if ((trace & TRACE_SIO) && new)
    fprintf(stderr, "SIO raise int %x new = %x\n", m, new);
  if (new) {
    if (!sio->irq) {
      chan->irq = 1;
      sio->rr[1] |= 0x02;
      vector = 0; /* sio[1].wr[2]; */
      /* This is a subset of the real options. FIXME: add
         external status change */
      if (sio[1].wr[1] & 0x04) {
        vector &= 0xF1;
        if (chan == sio)
          vector |= 1 << 3;
        if (chan->intbits & INT_RX)
          vector |= 4;
        else if (chan->intbits & INT_ERR)
          vector |= 2;
      }
      if (trace & TRACE_SIO)
        fprintf(stderr, "SIO2 interrupt %02X\n", vector);
      chan->vector = vector;
      recalc_interrupts();
    }
  }
}

static void sio2_reti(struct z80_sio_chan *chan) {
  /* Recalculate the pending state and vectors */
  /* FIXME: what really goes here */
  sio->irq = 0;
  recalc_interrupts();
}

static int sio2_check_im2(struct z80_sio_chan *chan) {
  /* See if we have an IRQ pending and if so deliver it and return 1 */
  if (chan->irq) {
    /* FIXME: quick fix for now but the vector calculation should all be
       done here it seems */
    if (sio[1].wr[1] & 0x04)
      chan->vector += (sio[1].wr[2] & 0xF1);
    else
      chan->vector += sio[1].wr[2];
    if (trace & (TRACE_IRQ | TRACE_SIO))
      fprintf(stderr, "New live interrupt pending is SIO (%d:%02X).\n", (int)(chan - sio), chan->vector);
    if (chan == sio)
      live_irq = IRQ_SIOA;
    else
      live_irq = IRQ_SIOB;
    Z80INT(&cpu_z80, chan->vector);
    return 1;
  }
  return 0;
}

/*
 *	The SIO replaces the last character in the FIFO on an
 *	overrun.
 */
static void sio2_queue(struct z80_sio_chan *chan, uint8_t c) {
  if (trace & TRACE_SIO)
    fprintf(stderr, "SIO %d queue %d: ", (int)(chan - sio), c);
  /* Receive disabled */
  if (!(chan->wr[3] & 1)) {
    fprintf(stderr, "RX disabled.\n");
    return;
  }
  /* Overrun */
  if (chan->dptr == 2) {
    if (trace & TRACE_SIO)
      fprintf(stderr, "Overrun.\n");
    chan->data[2] = c;
    chan->rr[1] |= 0x20; /* Overrun flagged */
    /* What are the rules for overrun delivery FIXME */
    sio2_raise_int(chan, INT_ERR);
  } else {
    /* FIFO add */
    if (trace & TRACE_SIO)
      fprintf(stderr, "Queued %d (mode %d)\n", chan->dptr, chan->wr[1] & 0x18);
    chan->data[chan->dptr++] = c;
    chan->rr[0] |= 1;
    switch (chan->wr[1] & 0x18) {
    case 0x00:
      break;
    case 0x08:
      if (chan->dptr == 1)
        sio2_raise_int(chan, INT_RX);
      break;
    case 0x10:
    case 0x18:
      sio2_raise_int(chan, INT_RX);
      break;
    }
  }
  /* Need to deal with interrupt results */
}

static void sio2_channel_timer(struct z80_sio_chan *chan, uint8_t ab) {
  if (ab == 0) {
    int c = check_chario();
    if (c & 1)
      sio2_queue(chan, next_char());
    if (c & 2) {
      if (!(chan->rr[0] & 0x04)) {
        chan->rr[0] |= 0x04;
        if (chan->wr[1] & 0x02)
          sio2_raise_int(chan, INT_TX);
      }
    }
  } else {
    if (!(chan->rr[0] & 0x04)) {
      chan->rr[0] |= 0x04;
      if (chan->wr[1] & 0x02)
        sio2_raise_int(chan, INT_TX);
    }
  }
}

static void sio2_timer(void) {
  sio2_channel_timer(sio, 0);
  sio2_channel_timer(sio + 1, 1);
}

static void sio2_channel_reset(struct z80_sio_chan *chan) {
  chan->rr[0] = 0x2C;
  chan->rr[1] = 0x01;
  chan->rr[2] = 0;
  sio2_clear_int(chan, INT_RX | INT_TX | INT_ERR);
}

static void sio_reset(void) {
  sio2_channel_reset(sio);
  sio2_channel_reset(sio + 1);
}

static uint8_t sio2_read(uint16_t addr) {
  struct z80_sio_chan *chan = (addr & 1) ? sio + 1 : sio;
  if (addr & 2) {
    /* Control */
    uint8_t r = chan->wr[0] & 007;
    chan->wr[0] &= ~007;

    chan->rr[0] &= ~2;
    if (chan == sio && (sio[0].intbits | sio[1].intbits))
      chan->rr[0] |= 2;

    if (trace & TRACE_SIO)
      fprintf(stderr, "sio%c read reg %d = ", (addr & 1) ? 'b' : 'a', r);
    switch (r) {
    case 0:
    case 1:
      if (trace & TRACE_SIO)
        fprintf(stderr, "%02X\n", chan->rr[r]);
      return chan->rr[r];
    case 2:
      if (chan != sio) {
        if (trace & TRACE_SIO)
          fprintf(stderr, "%02X\n", chan->rr[2]);
        return chan->rr[2];
      }
    case 3:
      /* What does the hw report ?? */
      fprintf(stderr, "INVALID(0xFF)\n");
      return 0xFF;
    }
  } else {
    /* FIXME: irq handling */
    uint8_t c     = chan->data[0];
    chan->data[0] = chan->data[1];
    chan->data[1] = chan->data[2];
    if (chan->dptr)
      chan->dptr--;
    if (chan->dptr == 0)
      chan->rr[0] &= 0xFE; /* Clear RX pending */
    sio2_clear_int(chan, INT_RX);
    chan->rr[0] &= 0x3F;
    chan->rr[1] &= 0x3F;
    if (trace & TRACE_SIO)
      fprintf(stderr, "sio%c read data %d\n", (addr & 1) ? 'b' : 'a', c);
    if (chan->dptr && (chan->wr[1] & 0x10))
      sio2_raise_int(chan, INT_RX);
    return c;
  }
  return 0xFF;
}

static void sio2_write(uint16_t addr, uint8_t val) {
  struct z80_sio_chan *chan = (addr & 1) ? sio + 1 : sio;
  uint8_t              r;
  if (addr & 2) {
    if (trace & TRACE_SIO)
      fprintf(stderr, "sio%c write reg %d with %02X\n", (addr & 1) ? 'b' : 'a', chan->wr[0] & 7, val);
    switch (chan->wr[0] & 007) {
    case 0:
      chan->wr[0] = val;
      /* FIXME: CRC reset bits ? */
      switch (val & 070) {
      case 000: /* NULL */
        break;
      case 010: /* Send Abort SDLC */
        /* SDLC specific no-op for async */
        break;
      case 020: /* Reset external/status interrupts */
        sio2_clear_int(chan, INT_ERR);
        chan->rr[1] &= 0xCF; /* Clear status bits on rr0 */
        if (trace & TRACE_SIO)
          fprintf(stderr, "[extint reset]\n");
        break;
      case 030: /* Channel reset */
        if (trace & TRACE_SIO)
          fprintf(stderr, "[channel reset]\n");
        sio2_channel_reset(chan);
        break;
      case 040: /* Enable interrupt on next rx */
        chan->rxint = 1;
        break;
      case 050: /* Reset transmitter interrupt pending */
        chan->txint = 0;
        break;
      case 060: /* Reset the error latches */
        chan->rr[1] &= 0x8F;
        break;
      case 070: /* Return from interrupt (channel A) */
        if (chan == sio) {
          sio->irq = 0;
          sio->rr[1] &= ~0x02;
          sio2_clear_int(sio, INT_RX | INT_TX | INT_ERR);
          sio2_clear_int(sio + 1, INT_RX | INT_TX | INT_ERR);
        }
        break;
      }
      break;
    case 1:
      if (chan != sio && bankhack == 1) {
        banken = (val & 0x40) ? 0 : 1;
        if (trace & TRACE_BANK)
          fprintf(stderr, "[RAM A16 = %d.]\n", banken);
      }
      /* Fall through */
    case 2:
    case 3:
    case 4:
    case 5:
    case 6:
    case 7:
      r = chan->wr[0] & 7;
      if (trace & TRACE_SIO)
        fprintf(stderr, "sio%c: wrote r%d to %02X\n", (addr & 1) ? 'b' : 'a', r, val);
      chan->wr[r] = val;
      if (chan != sio && r == 2)
        chan->rr[2] = val;
      chan->wr[0] &= ~007;
      break;
    }
    /* Control */
  } else {
    /* Strictly we should emulate this as two bytes, one going out and
       the visible queue - FIXME */
    /* FIXME: irq handling */
    chan->rr[0] &= ~(1 << 2); /* Transmit buffer no longer empty */
    chan->txint = 1;
    /* Should check chan->wr[5] & 8 */
    sio2_clear_int(chan, INT_TX);
    if (trace & TRACE_SIO)
      fprintf(stderr, "sio%c write data %d\n", (addr & 1) ? 'b' : 'a', val);
    write(1, &val, 1);
  }
}

/* Clock timer hack. 10Hz timer wired to DCD */
static void timer_pulse(void) {
  if (timerhack) {
    sio[0].rr[0] ^= 0x08;
    if (trace & TRACE_SIO)
      fprintf(stderr, "DCD1 is now %s.\n", sio[0].rr[0] & 0x08 ? "high" : "low");
    if (sio[0].wr[1] & 1)
      sio2_raise_int(sio, INT_ERR); /* External / status int */
  }
}

static int             ide = 0;
struct ide_controller *ide0;

static uint8_t my_ide_read(uint16_t addr) { return ide_read8(ide0, addr); }

static void my_ide_write(uint16_t addr, uint8_t val) { ide_write8(ide0, addr, val); }

/*
 *	ROM control
 */

static void control_rom(uint8_t val) {
  uint8_t olden = romen;
  if (tom)
    romen = !(val & 1);
  else
    romen = 0;
  if (olden != romen && (trace & TRACE_BANK))
    fprintf(stderr, "ROM enabled %d.\n", romen);
}

static uint8_t io_read(int unused, uint16_t addr) {
  if (trace & TRACE_IO)
    fprintf(stderr, "read %02x\n", addr);
  addr &= 0xFF;
  if (addr >= 0x00 && addr <= 0x03)
    return sio2_read(addr & 3);
  if (addr >= 0x10 && addr <= 0x17)
    return my_ide_read(addr & 7);
  if (trace & TRACE_UNK)
    fprintf(stderr, "Unknown read from port %04X\n", addr);
  return 0xFF;
}

static void io_write(int unused, uint16_t addr, uint8_t val) {
  if (trace & TRACE_IO)
    fprintf(stderr, "write %02x <- %02x\n", addr, val);
  addr &= 0xFF;
  if (addr >= 0x00 && addr <= 0x03)
    sio2_write(addr & 3, val);
  else if (addr >= 0x10 && addr <= 0x17)
    my_ide_write(addr & 7, val);
  else if (addr == 0x38)
    control_rom(val);
  else if (addr == 0x3E) {
    if (bankhack == 2) {
      banken = val & 1;
      if (trace & TRACE_BANK)
        fprintf(stderr, "RAM A16 now %d.\n", banken);
    } else if (rombanken) {
      rombank &= 1;
      rombank |= (val & 1) ? 2 : 0;
      if (trace & TRACE_BANK)
        fprintf(stderr, "rombank now %d.\n", rombank);
    }
  } else if (addr == 0x3F && rombanken) {
    rombank &= 2;
    rombank |= (val & 1);
    if (trace & TRACE_BANK)
      fprintf(stderr, "rombank now %d.\n", rombank);
  } else if (trace & TRACE_UNK)
    fprintf(stderr, "Unknown write to port %04X of %02X\n", addr, val);
}

static void poll_irq_event(void) { sio2_check_im2(sio); }

static void reti_event(void) {
  sio2_reti(sio);
  live_irq = 0;
  poll_irq_event();
}

static struct termios saved_term, term;

static void cleanup(int sig) {
  tcsetattr(0, TCSADRAIN, &saved_term);
  exit(1);
}

static void exit_cleanup(void) { tcsetattr(0, TCSADRAIN, &saved_term); }

static void usage(void) {
  fprintf(stderr, "searle: [-f] [-b] [-t] [-T] [-i path] [-r path] [-d debug]\n");
  exit(EXIT_FAILURE);
}

int main(int argc, char *argv[]) {
  static struct timespec tc;
  int                    opt;
  int                    fd;
  int                    l;
  char *                 rompath = "searle.rom";
  char *                 idepath = "searle.cf";

  while ((opt = getopt(argc, argv, "d:i:r:fbBtT")) != -1) {
    switch (opt) {
    case 'r':
      rompath = optarg;
      break;
    case 'i':
      ide     = 1;
      idepath = optarg;
      break;
    case 'd':
      trace = atoi(optarg);
      break;
    case 'f':
      fast = 1;
      break;
    case 't':
      timerhack = 1;
      break;
    case 'T':
      tom       = 1;
      rombanken = 1;
      break;
    case 'b':
      bankhack = 1;
      break;
    case 'B':
      bankhack = 2;
      break;
    default:
      usage();
    }
  }
  if (optind < argc)
    usage();

  fd = open(rompath, O_RDONLY);
  if (fd == -1) {
    perror(rompath);
    exit(EXIT_FAILURE);
  }
  l = read(fd, rom, 65536);
  if (l < 16384) {
    fprintf(stderr, "searle: short rom '%s'.\n", rompath);
    exit(EXIT_FAILURE);
  }
  if (l != 16384 && l != 65536 && l != 32768) {
    fprintf(stderr, "searle: ROM size must be 16K, 32K or 64K.\n");
    exit(EXIT_FAILURE);
  }
  if (l > 16384)
    rombanken = 1;
  if (l == 32768)
    memcpy(rom + 32768, rom, 32768);

  close(fd);

  ide0 = ide_allocate("cf");
  if (ide0) {
    fd = open(idepath, O_RDWR);
    if (fd == -1) {
      perror(idepath);
      ide = 0;
    }
    if (ide_attach(ide0, 0, fd) == 0) {
      ide = 1;
      ide_reset_begin(ide0);
    }
  }

  sio_reset();

  /* 5ms - it's a balance between nice behaviour and simulation
     smoothness */
  tc.tv_sec  = 0;
  tc.tv_nsec = 5000000L;

  if (tcgetattr(0, &term) == 0) {
    saved_term = term;
    atexit(exit_cleanup);
    signal(SIGINT, cleanup);
    signal(SIGQUIT, cleanup);
    signal(SIGPIPE, cleanup);
    term.c_lflag &= ~(ICANON | ECHO);
    term.c_cc[VMIN]  = 0;
    term.c_cc[VTIME] = 1;
    term.c_cc[VINTR] = 0;
    term.c_cc[VSUSP] = 0;
    term.c_cc[VSTOP] = 0;
    tcsetattr(0, TCSADRAIN, &term);
  }

  Z80RESET(&cpu_z80);
  cpu_z80.ioRead   = io_read;
  cpu_z80.ioWrite  = io_write;
  cpu_z80.memRead  = mem_read;
  cpu_z80.memWrite = mem_write;

  /* This is the wrong way to do it but it's easier for the moment. We
     should track how much real time has occurred and try to keep cycle
     matched with that. The scheme here works fine except when the host
     is loaded though */

  while (!done) {
    int l;
    for (l = 0; l < 10; l++) {
      int i;
      /* 36400 T states */
      for (i = 0; i < 100; i++) {
        Z80ExecuteTStates(&cpu_z80, 364);
        sio2_timer();
      }
      /* Do 5ms of I/O and delays */
      if (!fast)
        nanosleep(&tc, NULL);
      if (int_recalc) {
        /* If there is no pending Z80 vector IRQ but we think
           there now might be one we use the same logic as for
           reti */
        poll_irq_event();
        /* Clear this after because reti_event may set the
           flags to indicate there is more happening. We will
           pick up the next state changes on the reti if so */
        if (!(cpu_z80.IFF1 | cpu_z80.IFF2))
          int_recalc = 0;
      }
    }
    timer_pulse();
  }
  exit(0);
}
