
Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000178  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  4 .ARM          00000000  0800033c  0800033c  00010344  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000340  08000340  00010340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000344  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000344  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010344  2**0
                  CONTENTS, READONLY
 12 .debug_line   000000f2  00000000  00000000  00010374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00000048  00000000  00000000  00010466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000026  00000000  00000000  000104ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  000104d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0000006f  00000000  00000000  00010520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000020  00000000  00000000  00010590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000002c  00000000  00000000  000105b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000324 	.word	0x08000324

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000324 	.word	0x08000324

08000204 <main>:

.global main

main:
	// Enable RCC For GPIOB
	LDR R1, =RCC_BASE			// Load the RCC base address
 8000204:	491c      	ldr	r1, [pc, #112]	; (8000278 <doubleShiftRight+0x8>)
	LDR R2, [R1, #RCC_AHB1ENR]	// Load what is currently stored in the AHB1 Enabler
 8000206:	6b0a      	ldr	r2, [r1, #48]	; 0x30
	ORR R2, R2, #GPIOBEN		// Apply the mask to enable GPIOB
 8000208:	f042 0202 	orr.w	r2, r2, #2
	STR R2, [R1, #RCC_AHB1ENR]	// Write back the new AHB1 Enabler value
 800020c:	630a      	str	r2, [r1, #48]	; 0x30

	// Set GPIOB Pins as Output
	LDR R1, =GPIOB_BASE 		// Load base address
 800020e:	491b      	ldr	r1, [pc, #108]	; (800027c <doubleShiftRight+0xc>)
	LDR R2, [R1, #GPIOB_MODER]	// Load the GPIOB mode status
 8000210:	680a      	ldr	r2, [r1, #0]
	LDR R3, =0xFF3FFC00			// Load the output clearing mask
 8000212:	4b1b      	ldr	r3, [pc, #108]	; (8000280 <doubleShiftRight+0x10>)
	BIC R2, R2, R3				// Clear the modes
 8000214:	ea22 0203 	bic.w	r2, r2, r3
	LDR R3, =0x55155400			// Load the output setting mask
 8000218:	4b1a      	ldr	r3, [pc, #104]	; (8000284 <doubleShiftRight+0x14>)
	ORR R2, R2, R3				// Overwrite with output set mask
 800021a:	ea42 0203 	orr.w	r2, r2, r3
	STR R2, [R1, #GPIOB_MODER]	// Write back to memory
 800021e:	600a      	str	r2, [r1, #0]


	// Light the first light
	MOV R3, #0x20				// First Light Mask
 8000220:	f04f 0320 	mov.w	r3, #32
	LDR R1, =GPIOB_BASE			// Load GPIOB Base Address
 8000224:	4915      	ldr	r1, [pc, #84]	; (800027c <doubleShiftRight+0xc>)
	LDR R2, [R1, #GPIOB_ODR]	// Load the contents of the ODR
 8000226:	694a      	ldr	r2, [r1, #20]
	ORR R2, R2, R3				// Apply First Light Mask
 8000228:	ea42 0203 	orr.w	r2, r2, r3
	STR R2, [R1, #GPIOB_ODR]	// Store modified pattern
 800022c:	614a      	str	r2, [r1, #20]

0800022e <loopLeft>:

	loopLeft:
		LDR R4, =DELAY				// Prep delay
 800022e:	f44f 3450 	mov.w	r4, #212992	; 0x34000
		1:							// Delay Loop
			SUBS R4, R4, #1
 8000232:	3c01      	subs	r4, #1
			BNE 1b
 8000234:	d1fd      	bne.n	8000232 <loopLeft+0x4>

		LDR R2, [R1, #GPIOB_ODR]	// Load the Current ODR
 8000236:	694a      	ldr	r2, [r1, #20]
		LSL R2, R2, #1				// Logical Shift Left
 8000238:	ea4f 0242 	mov.w	r2, r2, lsl #1
		CMP R2, #SKIP_PB11			// Compare to see if PB11 would be active
 800023c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
		BEQ doubleShiftLeft			// If PB11 is the next shift, shift again
 8000240:	d004      	beq.n	800024c <doubleShiftLeft>
		STR R2, [R1, #GPIOB_ODR]	// Store shifted value
 8000242:	614a      	str	r2, [r1, #20]

08000244 <leftBranch>:

		leftBranch:
			CMP R2, #LEFT_MAX			// Determine if we will continue looping
 8000244:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
			BNE loopLeft				// Repeat loop if we have not shifted left all the way
 8000248:	d1f1      	bne.n	800022e <loopLeft>
			BEQ loopRight				// Start shifting right if we are done shifting left
 800024a:	d003      	beq.n	8000254 <loopRight>

0800024c <doubleShiftLeft>:
		doubleShiftLeft:
			LSL R2, R2, #1				// Shift to the left again
 800024c:	ea4f 0242 	mov.w	r2, r2, lsl #1
			STR R2, [R1, #GPIOB_ODR]	// Store shifted value
 8000250:	614a      	str	r2, [r1, #20]
			B loopLeft					// Return to the LSL loop
 8000252:	e7ec      	b.n	800022e <loopLeft>

08000254 <loopRight>:

	loopRight:
		LDR R4, =DELAY				// Prep Delay
 8000254:	f44f 3450 	mov.w	r4, #212992	; 0x34000
		1:							// Delay loop
			SUBS R4, R4, #1
 8000258:	3c01      	subs	r4, #1
			BNE 1b
 800025a:	d1fd      	bne.n	8000258 <loopRight+0x4>

		LDR R2, [R1, #GPIOB_ODR]	// Load the current ODR
 800025c:	694a      	ldr	r2, [r1, #20]
		LSR R2, R2, #1				// Logical Shift Right
 800025e:	ea4f 0252 	mov.w	r2, r2, lsr #1
		CMP R2, #SKIP_PB11			// Compare to see if PB11 would be active
 8000262:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
		BEQ doubleShiftRight		// Jump to the double-shift location for LSR
 8000266:	d003      	beq.n	8000270 <doubleShiftRight>
		STR R2, [R1, #GPIOB_ODR]	// Store shifted value
 8000268:	614a      	str	r2, [r1, #20]

0800026a <rightBranch>:



		rightBranch:
			CMP R2, #RIGHT_MAX			// Determine if we will continue looping
 800026a:	2a20      	cmp	r2, #32
			BNE loopRight				// Loop if we haven't shifted all the way to the right
 800026c:	d1f2      	bne.n	8000254 <loopRight>
			BEQ loopLeft				// Start shifting left
 800026e:	d0de      	beq.n	800022e <loopLeft>

08000270 <doubleShiftRight>:
		doubleShiftRight:
			LSR R2, R2, #1				// Shift right one more time
 8000270:	ea4f 0252 	mov.w	r2, r2, lsr #1
			STR R2, [R1, #GPIOB_ODR]	// Store shifted value
 8000274:	614a      	str	r2, [r1, #20]
			B loopRight					// Return to LSR loop
 8000276:	e7ed      	b.n	8000254 <loopRight>
	LDR R1, =RCC_BASE			// Load the RCC base address
 8000278:	40023800 	.word	0x40023800
	LDR R1, =GPIOB_BASE 		// Load base address
 800027c:	40020400 	.word	0x40020400
	LDR R3, =0xFF3FFC00			// Load the output clearing mask
 8000280:	ff3ffc00 	.word	0xff3ffc00
	LDR R3, =0x55155400			// Load the output setting mask
 8000284:	55155400 	.word	0x55155400

08000288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000288:	480d      	ldr	r0, [pc, #52]	; (80002c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800028c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000290:	480c      	ldr	r0, [pc, #48]	; (80002c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000292:	490d      	ldr	r1, [pc, #52]	; (80002c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <LoopForever+0xe>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000298:	e002      	b.n	80002a0 <LoopCopyDataInit>

0800029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029e:	3304      	adds	r3, #4

080002a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a4:	d3f9      	bcc.n	800029a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a8:	4c0a      	ldr	r4, [pc, #40]	; (80002d4 <LoopForever+0x16>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ac:	e001      	b.n	80002b2 <LoopFillZerobss>

080002ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b0:	3204      	adds	r2, #4

080002b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b4:	d3fb      	bcc.n	80002ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b6:	f000 f811 	bl	80002dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ba:	f7ff ffa3 	bl	8000204 <main>

080002be <LoopForever>:

LoopForever:
    b LoopForever
 80002be:	e7fe      	b.n	80002be <LoopForever>
  ldr   r0, =_estack
 80002c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002cc:	08000344 	.word	0x08000344
  ldr r2, =_sbss
 80002d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d4:	2000001c 	.word	0x2000001c

080002d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC_IRQHandler>
	...

080002dc <__libc_init_array>:
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	4d0d      	ldr	r5, [pc, #52]	; (8000314 <__libc_init_array+0x38>)
 80002e0:	4c0d      	ldr	r4, [pc, #52]	; (8000318 <__libc_init_array+0x3c>)
 80002e2:	1b64      	subs	r4, r4, r5
 80002e4:	10a4      	asrs	r4, r4, #2
 80002e6:	2600      	movs	r6, #0
 80002e8:	42a6      	cmp	r6, r4
 80002ea:	d109      	bne.n	8000300 <__libc_init_array+0x24>
 80002ec:	4d0b      	ldr	r5, [pc, #44]	; (800031c <__libc_init_array+0x40>)
 80002ee:	4c0c      	ldr	r4, [pc, #48]	; (8000320 <__libc_init_array+0x44>)
 80002f0:	f000 f818 	bl	8000324 <_init>
 80002f4:	1b64      	subs	r4, r4, r5
 80002f6:	10a4      	asrs	r4, r4, #2
 80002f8:	2600      	movs	r6, #0
 80002fa:	42a6      	cmp	r6, r4
 80002fc:	d105      	bne.n	800030a <__libc_init_array+0x2e>
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f855 3b04 	ldr.w	r3, [r5], #4
 8000304:	4798      	blx	r3
 8000306:	3601      	adds	r6, #1
 8000308:	e7ee      	b.n	80002e8 <__libc_init_array+0xc>
 800030a:	f855 3b04 	ldr.w	r3, [r5], #4
 800030e:	4798      	blx	r3
 8000310:	3601      	adds	r6, #1
 8000312:	e7f2      	b.n	80002fa <__libc_init_array+0x1e>
 8000314:	0800033c 	.word	0x0800033c
 8000318:	0800033c 	.word	0x0800033c
 800031c:	0800033c 	.word	0x0800033c
 8000320:	08000340 	.word	0x08000340

08000324 <_init>:
 8000324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000326:	bf00      	nop
 8000328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032a:	bc08      	pop	{r3}
 800032c:	469e      	mov	lr, r3
 800032e:	4770      	bx	lr

08000330 <_fini>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr
