{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678108712905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678108712914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:18:32 2023 " "Processing started: Mon Mar  6 14:18:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678108712914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108712914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon -c DE1_SoC_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon -c DE1_SoC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108712914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678108713191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678108713191 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108723062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:48 Progress: Loading eda/qsys_system.qsys " "2023.03.06.14:18:48 Progress: Loading eda/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108728120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:48 Progress: Reading input file " "2023.03.06.14:18:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108728481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:48 Progress: Adding avalon_bus_bridge_0 \[avalon_bus_bridge 1.0\] " "2023.03.06.14:18:48 Progress: Adding avalon_bus_bridge_0 \[avalon_bus_bridge 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108728617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:50 Progress: Parameterizing module avalon_bus_bridge_0 " "2023.03.06.14:18:50 Progress: Parameterizing module avalon_bus_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108730060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:50 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.03.06.14:18:50 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108730062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:50 Progress: Parameterizing module clk_0 " "2023.03.06.14:18:50 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108730216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:50 Progress: Adding hps_0 \[altera_hps 18.1\] " "2023.03.06.14:18:50 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108730217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Parameterizing module hps_0 " "2023.03.06.14:18:52 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Adding pio_id \[altera_avalon_pio 18.1\] " "2023.03.06.14:18:52 Progress: Adding pio_id \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Parameterizing module pio_id " "2023.03.06.14:18:52 Progress: Parameterizing module pio_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Building connections " "2023.03.06.14:18:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Parameterizing connections " "2023.03.06.14:18:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:18:52 Progress: Validating " "2023.03.06.14:18:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108732250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.06.14:19:22 Progress: Done reading input file " "2023.03.06.14:19:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108762697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Qsys_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108764073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Qsys_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108764073 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Qsys_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108764074 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Qsys_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108764074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.pio_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.pio_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108764091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108774464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0: \"qsys_system\" instantiated avalon_bus_bridge \"avalon_bus_bridge_0\" " "Avalon_bus_bridge_0: \"qsys_system\" instantiated avalon_bus_bridge \"avalon_bus_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108797913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108797914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108798385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108798722 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108798725 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108798726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"qsys_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"qsys_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: Starting RTL generation for module 'qsys_system_pio_id' " "Pio_id: Starting RTL generation for module 'qsys_system_pio_id'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_pio_id --dir=/tmp/alt9422_8970468023101568147.dir/0003_pio_id_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9422_8970468023101568147.dir/0003_pio_id_gen//qsys_system_pio_id_component_configuration.pl  --do_build_sim=0  \] " "Pio_id:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_pio_id --dir=/tmp/alt9422_8970468023101568147.dir/0003_pio_id_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9422_8970468023101568147.dir/0003_pio_id_gen//qsys_system_pio_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: Done RTL generation for module 'qsys_system_pio_id' " "Pio_id: Done RTL generation for module 'qsys_system_pio_id'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_id: \"qsys_system\" instantiated altera_avalon_pio \"pio_id\" " "Pio_id: \"qsys_system\" instantiated altera_avalon_pio \"pio_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108799976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"avalon_bus_bridge_0_hps_avl_bus_translator\" " "Avalon_bus_bridge_0_hps_avl_bus_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"avalon_bus_bridge_0_hps_avl_bus_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"avalon_bus_bridge_0_hps_avl_bus_agent\" " "Avalon_bus_bridge_0_hps_avl_bus_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"avalon_bus_bridge_0_hps_avl_bus_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\" " "Avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_bus_bridge_0_hps_avl_bus_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"avalon_bus_bridge_0_hps_avl_bus_burst_adapter\" " "Avalon_bus_bridge_0_hps_avl_bus_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"avalon_bus_bridge_0_hps_avl_bus_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108800528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108822130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108822136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 23 modules, 80 files " "Qsys_system: Done \"qsys_system\" with 23 modules, 80 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108822137 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108823856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top-top " "Found design unit 1: DE1_SoC_top-top" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827078 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top " "Found entity 1: DE1_SoC_top" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avl_counter-behave " "Found design unit 1: avl_counter-behave" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827079 ""} { "Info" "ISGN_ENTITY_NAME" "1 avl_counter " "Found entity 1: avl_counter" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827097 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827102 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827102 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827102 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827102 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827109 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_bus_bridge-rtl " "Found design unit 1: avalon_bus_bridge-rtl" {  } { { "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827116 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_bus_bridge " "Found entity 1: avalon_bus_bridge" {  } { { "db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0 " "Found entity 1: qsys_system_hps_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_fpga_interfaces " "Found entity 1: qsys_system_hps_0_fpga_interfaces" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_hps_io " "Found entity 1: qsys_system_hps_0_hps_io" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hps_0_hps_io_border " "Found entity 1: qsys_system_hps_0_hps_io_border" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827168 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678108827169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827170 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_pio_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_pio_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_pio_id " "Found entity 1: qsys_system_pio_id" {  } { { "db/ip/qsys_system/submodules/qsys_system_pio_id.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_pio_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1678108827173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top " "Elaborating entity \"DE1_SoC_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678108827269 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CS_N_o DE1_SoC_top.vhd(39) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(39): used implicit default value for signal \"ADC_CS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN_o DE1_SoC_top.vhd(40) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(40): used implicit default value for signal \"ADC_DIN_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK_o DE1_SoC_top.vhd(42) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(42): used implicit default value for signal \"ADC_SCLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT_o DE1_SoC_top.vhd(48) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(48): used implicit default value for signal \"AUD_DACDAT_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK_o DE1_SoC_top.vhd(49) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(49): used implicit default value for signal \"AUD_XCK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR_o DE1_SoC_top.vhd(53) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(53): used implicit default value for signal \"DRAM_ADDR_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_o DE1_SoC_top.vhd(54) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(54): used implicit default value for signal \"DRAM_BA_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827271 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N_o DE1_SoC_top.vhd(55) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(55): used implicit default value for signal \"DRAM_CAS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE_o DE1_SoC_top.vhd(56) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(56): used implicit default value for signal \"DRAM_CKE_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK_o DE1_SoC_top.vhd(57) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(57): used implicit default value for signal \"DRAM_CLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N_o DE1_SoC_top.vhd(58) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(58): used implicit default value for signal \"DRAM_CS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM_o DE1_SoC_top.vhd(60) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(60): used implicit default value for signal \"DRAM_LDQM_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N_o DE1_SoC_top.vhd(61) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(61): used implicit default value for signal \"DRAM_RAS_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM_o DE1_SoC_top.vhd(62) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(62): used implicit default value for signal \"DRAM_UDQM_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N_o DE1_SoC_top.vhd(63) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(63): used implicit default value for signal \"DRAM_WE_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK_o DE1_SoC_top.vhd(66) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(66): used implicit default value for signal \"FPGA_I2C_SCLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_o DE1_SoC_top.vhd(74) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(74): used implicit default value for signal \"HEX0_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_o DE1_SoC_top.vhd(75) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(75): used implicit default value for signal \"HEX1_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_o DE1_SoC_top.vhd(76) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(76): used implicit default value for signal \"HEX2_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_o DE1_SoC_top.vhd(77) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(77): used implicit default value for signal \"HEX3_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_o DE1_SoC_top.vhd(78) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(78): used implicit default value for signal \"HEX4_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_o DE1_SoC_top.vhd(79) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(79): used implicit default value for signal \"HEX5_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD_o DE1_SoC_top.vhd(83) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(83): used implicit default value for signal \"IRDA_TXD_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N_o DE1_SoC_top.vhd(104) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(104): used implicit default value for signal \"TD_RESET_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R_o DE1_SoC_top.vhd(108) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(108): used implicit default value for signal \"VGA_R_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G_o DE1_SoC_top.vhd(109) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(109): used implicit default value for signal \"VGA_G_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B_o DE1_SoC_top.vhd(110) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(110): used implicit default value for signal \"VGA_B_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK_o DE1_SoC_top.vhd(111) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(111): used implicit default value for signal \"VGA_CLK_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N_o DE1_SoC_top.vhd(112) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(112): used implicit default value for signal \"VGA_SYNC_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N_o DE1_SoC_top.vhd(113) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(113): used implicit default value for signal \"VGA_BLANK_N_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS_o DE1_SoC_top.vhd(114) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(114): used implicit default value for signal \"VGA_HS_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS_o DE1_SoC_top.vhd(115) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(115): used implicit default value for signal \"VGA_VS_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_CTRL_o DE1_SoC_top.vhd(197) " "VHDL Signal Declaration warning at DE1_SoC_top.vhd(197): used implicit default value for signal \"FAN_CTRL_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108827272 "|DE1_SoC_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:System " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:System\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "System" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_bus_bridge qsys_system:System\|avalon_bus_bridge:avalon_bus_bridge_0 " "Elaborating entity \"avalon_bus_bridge\" for hierarchy \"qsys_system:System\|avalon_bus_bridge:avalon_bus_bridge_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "avalon_bus_bridge_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0 qsys_system:System\|qsys_system_hps_0:hps_0 " "Elaborating entity \"qsys_system_hps_0\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "hps_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_fpga_interfaces qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"qsys_system_hps_0_fpga_interfaces\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "fpga_interfaces" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_hps_io qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io " "Elaborating entity \"qsys_system_hps_0_hps_io\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0.v" "hps_io" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hps_0_hps_io_border qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border " "Elaborating entity \"qsys_system_hps_0_hps_io_border\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" "border" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "pll" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678108827306 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_pll.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827306 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "p0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827308 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827311 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827313 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1678108827317 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827317 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678108827317 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827317 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678108827319 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678108827319 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827321 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827324 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827324 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827324 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678108827324 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678108827408 ""}  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678108827408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678108827438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108827438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "seq" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "c0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678108827529 "|DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "oct" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/qsys_system/submodules/hps_sdram.v" "dll" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_pio_id qsys_system:System\|qsys_system_pio_id:pio_id " "Elaborating entity \"qsys_system_pio_id\" for hierarchy \"qsys_system:System\|qsys_system_pio_id:pio_id\"" {  } { { "db/ip/qsys_system/qsys_system.v" "pio_id" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "mm_interconnect_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_translator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_id_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_id_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "pio_id_s1_translator" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_bus_bridge_0_hps_avl_bus_burst_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:System\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:System\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller_001" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_counter avl_counter:avl_counter_inst " "Elaborating entity \"avl_counter\" for hierarchy \"avl_counter:avl_counter_inst\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "avl_counter_inst" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108827642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678108830519 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK_io " "bidirectional pin \"AUD_ADCLRCK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK_io " "bidirectional pin \"AUD_DACLRCK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK_io " "bidirectional pin \"AUD_BCLK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[0\] " "bidirectional pin \"DRAM_DQ_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[1\] " "bidirectional pin \"DRAM_DQ_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[2\] " "bidirectional pin \"DRAM_DQ_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[3\] " "bidirectional pin \"DRAM_DQ_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[4\] " "bidirectional pin \"DRAM_DQ_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[5\] " "bidirectional pin \"DRAM_DQ_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[6\] " "bidirectional pin \"DRAM_DQ_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[7\] " "bidirectional pin \"DRAM_DQ_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[8\] " "bidirectional pin \"DRAM_DQ_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[9\] " "bidirectional pin \"DRAM_DQ_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[10\] " "bidirectional pin \"DRAM_DQ_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[11\] " "bidirectional pin \"DRAM_DQ_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[12\] " "bidirectional pin \"DRAM_DQ_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[13\] " "bidirectional pin \"DRAM_DQ_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[14\] " "bidirectional pin \"DRAM_DQ_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ_io\[15\] " "bidirectional pin \"DRAM_DQ_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT_io " "bidirectional pin \"FPGA_I2C_SDAT_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[0\] " "bidirectional pin \"GPIO_0_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[1\] " "bidirectional pin \"GPIO_0_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[2\] " "bidirectional pin \"GPIO_0_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[3\] " "bidirectional pin \"GPIO_0_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[4\] " "bidirectional pin \"GPIO_0_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[5\] " "bidirectional pin \"GPIO_0_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[6\] " "bidirectional pin \"GPIO_0_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[7\] " "bidirectional pin \"GPIO_0_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[8\] " "bidirectional pin \"GPIO_0_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[9\] " "bidirectional pin \"GPIO_0_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[10\] " "bidirectional pin \"GPIO_0_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[11\] " "bidirectional pin \"GPIO_0_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[12\] " "bidirectional pin \"GPIO_0_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[13\] " "bidirectional pin \"GPIO_0_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[14\] " "bidirectional pin \"GPIO_0_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[15\] " "bidirectional pin \"GPIO_0_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[16\] " "bidirectional pin \"GPIO_0_io\[16\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[17\] " "bidirectional pin \"GPIO_0_io\[17\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[18\] " "bidirectional pin \"GPIO_0_io\[18\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[19\] " "bidirectional pin \"GPIO_0_io\[19\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[20\] " "bidirectional pin \"GPIO_0_io\[20\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[21\] " "bidirectional pin \"GPIO_0_io\[21\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[22\] " "bidirectional pin \"GPIO_0_io\[22\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[23\] " "bidirectional pin \"GPIO_0_io\[23\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[24\] " "bidirectional pin \"GPIO_0_io\[24\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[25\] " "bidirectional pin \"GPIO_0_io\[25\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[26\] " "bidirectional pin \"GPIO_0_io\[26\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[27\] " "bidirectional pin \"GPIO_0_io\[27\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[28\] " "bidirectional pin \"GPIO_0_io\[28\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[29\] " "bidirectional pin \"GPIO_0_io\[29\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[30\] " "bidirectional pin \"GPIO_0_io\[30\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[31\] " "bidirectional pin \"GPIO_0_io\[31\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[32\] " "bidirectional pin \"GPIO_0_io\[32\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[33\] " "bidirectional pin \"GPIO_0_io\[33\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[34\] " "bidirectional pin \"GPIO_0_io\[34\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_io\[35\] " "bidirectional pin \"GPIO_0_io\[35\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[0\] " "bidirectional pin \"GPIO_1_io\[0\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[1\] " "bidirectional pin \"GPIO_1_io\[1\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[2\] " "bidirectional pin \"GPIO_1_io\[2\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[3\] " "bidirectional pin \"GPIO_1_io\[3\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[4\] " "bidirectional pin \"GPIO_1_io\[4\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[5\] " "bidirectional pin \"GPIO_1_io\[5\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[6\] " "bidirectional pin \"GPIO_1_io\[6\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[7\] " "bidirectional pin \"GPIO_1_io\[7\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[8\] " "bidirectional pin \"GPIO_1_io\[8\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[9\] " "bidirectional pin \"GPIO_1_io\[9\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[10\] " "bidirectional pin \"GPIO_1_io\[10\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[11\] " "bidirectional pin \"GPIO_1_io\[11\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[12\] " "bidirectional pin \"GPIO_1_io\[12\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[13\] " "bidirectional pin \"GPIO_1_io\[13\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[14\] " "bidirectional pin \"GPIO_1_io\[14\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[15\] " "bidirectional pin \"GPIO_1_io\[15\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[16\] " "bidirectional pin \"GPIO_1_io\[16\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[17\] " "bidirectional pin \"GPIO_1_io\[17\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[18\] " "bidirectional pin \"GPIO_1_io\[18\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[19\] " "bidirectional pin \"GPIO_1_io\[19\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[20\] " "bidirectional pin \"GPIO_1_io\[20\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[21\] " "bidirectional pin \"GPIO_1_io\[21\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[22\] " "bidirectional pin \"GPIO_1_io\[22\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[23\] " "bidirectional pin \"GPIO_1_io\[23\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[24\] " "bidirectional pin \"GPIO_1_io\[24\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[25\] " "bidirectional pin \"GPIO_1_io\[25\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[26\] " "bidirectional pin \"GPIO_1_io\[26\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[27\] " "bidirectional pin \"GPIO_1_io\[27\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[28\] " "bidirectional pin \"GPIO_1_io\[28\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[29\] " "bidirectional pin \"GPIO_1_io\[29\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[30\] " "bidirectional pin \"GPIO_1_io\[30\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[31\] " "bidirectional pin \"GPIO_1_io\[31\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[32\] " "bidirectional pin \"GPIO_1_io\[32\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[33\] " "bidirectional pin \"GPIO_1_io\[33\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[34\] " "bidirectional pin \"GPIO_1_io\[34\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_io\[35\] " "bidirectional pin \"GPIO_1_io\[35\]\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK_io " "bidirectional pin \"PS2_CLK_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT_io " "bidirectional pin \"PS2_DAT_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2_io " "bidirectional pin \"PS2_CLK2_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2_io " "bidirectional pin \"PS2_DAT2_io\" has no driver" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678108830575 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678108830575 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[0\]~synth " "Node \"HPS_DDR3_DQ_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[1\]~synth " "Node \"HPS_DDR3_DQ_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[2\]~synth " "Node \"HPS_DDR3_DQ_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[3\]~synth " "Node \"HPS_DDR3_DQ_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[4\]~synth " "Node \"HPS_DDR3_DQ_io\[4\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[5\]~synth " "Node \"HPS_DDR3_DQ_io\[5\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[6\]~synth " "Node \"HPS_DDR3_DQ_io\[6\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[7\]~synth " "Node \"HPS_DDR3_DQ_io\[7\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[8\]~synth " "Node \"HPS_DDR3_DQ_io\[8\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[9\]~synth " "Node \"HPS_DDR3_DQ_io\[9\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[10\]~synth " "Node \"HPS_DDR3_DQ_io\[10\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[11\]~synth " "Node \"HPS_DDR3_DQ_io\[11\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[12\]~synth " "Node \"HPS_DDR3_DQ_io\[12\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[13\]~synth " "Node \"HPS_DDR3_DQ_io\[13\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[14\]~synth " "Node \"HPS_DDR3_DQ_io\[14\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[15\]~synth " "Node \"HPS_DDR3_DQ_io\[15\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[16\]~synth " "Node \"HPS_DDR3_DQ_io\[16\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[17\]~synth " "Node \"HPS_DDR3_DQ_io\[17\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[18\]~synth " "Node \"HPS_DDR3_DQ_io\[18\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[19\]~synth " "Node \"HPS_DDR3_DQ_io\[19\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[20\]~synth " "Node \"HPS_DDR3_DQ_io\[20\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[21\]~synth " "Node \"HPS_DDR3_DQ_io\[21\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[22\]~synth " "Node \"HPS_DDR3_DQ_io\[22\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[23\]~synth " "Node \"HPS_DDR3_DQ_io\[23\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[24\]~synth " "Node \"HPS_DDR3_DQ_io\[24\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[25\]~synth " "Node \"HPS_DDR3_DQ_io\[25\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[26\]~synth " "Node \"HPS_DDR3_DQ_io\[26\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[27\]~synth " "Node \"HPS_DDR3_DQ_io\[27\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[28\]~synth " "Node \"HPS_DDR3_DQ_io\[28\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[29\]~synth " "Node \"HPS_DDR3_DQ_io\[29\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[30\]~synth " "Node \"HPS_DDR3_DQ_io\[30\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ_io\[31\]~synth " "Node \"HPS_DDR3_DQ_io\[31\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[0\]~synth " "Node \"HPS_DDR3_DQS_N_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[1\]~synth " "Node \"HPS_DDR3_DQS_N_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[2\]~synth " "Node \"HPS_DDR3_DQS_N_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N_io\[3\]~synth " "Node \"HPS_DDR3_DQS_N_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[0\]~synth " "Node \"HPS_DDR3_DQS_P_io\[0\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[1\]~synth " "Node \"HPS_DDR3_DQS_P_io\[1\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[2\]~synth " "Node \"HPS_DDR3_DQS_P_io\[2\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P_io\[3\]~synth " "Node \"HPS_DDR3_DQS_P_io\[3\]~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_io~synth " "Node \"HPS_KEY_io~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 165 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED_io~synth " "Node \"HPS_LED_io~synth\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108831136 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678108831136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N_o GND " "Pin \"ADC_CS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|ADC_CS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN_o GND " "Pin \"ADC_DIN_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|ADC_DIN_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK_o GND " "Pin \"ADC_SCLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|ADC_SCLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT_o GND " "Pin \"AUD_DACDAT_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|AUD_DACDAT_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK_o GND " "Pin \"AUD_XCK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|AUD_XCK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[0\] GND " "Pin \"DRAM_ADDR_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[1\] GND " "Pin \"DRAM_ADDR_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[2\] GND " "Pin \"DRAM_ADDR_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[3\] GND " "Pin \"DRAM_ADDR_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[4\] GND " "Pin \"DRAM_ADDR_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[5\] GND " "Pin \"DRAM_ADDR_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[6\] GND " "Pin \"DRAM_ADDR_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[7\] GND " "Pin \"DRAM_ADDR_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[8\] GND " "Pin \"DRAM_ADDR_o\[8\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[9\] GND " "Pin \"DRAM_ADDR_o\[9\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[10\] GND " "Pin \"DRAM_ADDR_o\[10\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[11\] GND " "Pin \"DRAM_ADDR_o\[11\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR_o\[12\] GND " "Pin \"DRAM_ADDR_o\[12\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_ADDR_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_o\[0\] GND " "Pin \"DRAM_BA_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_BA_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_o\[1\] GND " "Pin \"DRAM_BA_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_BA_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N_o GND " "Pin \"DRAM_CAS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_CAS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE_o GND " "Pin \"DRAM_CKE_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_CKE_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK_o GND " "Pin \"DRAM_CLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_CLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N_o GND " "Pin \"DRAM_CS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_CS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM_o GND " "Pin \"DRAM_LDQM_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_LDQM_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N_o GND " "Pin \"DRAM_RAS_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_RAS_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM_o GND " "Pin \"DRAM_UDQM_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_UDQM_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N_o GND " "Pin \"DRAM_WE_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|DRAM_WE_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK_o GND " "Pin \"FPGA_I2C_SCLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|FPGA_I2C_SCLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[0\] GND " "Pin \"HEX0_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[1\] GND " "Pin \"HEX0_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[2\] GND " "Pin \"HEX0_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[3\] GND " "Pin \"HEX0_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[4\] GND " "Pin \"HEX0_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[5\] GND " "Pin \"HEX0_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_o\[6\] GND " "Pin \"HEX0_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX0_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[0\] GND " "Pin \"HEX1_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[1\] GND " "Pin \"HEX1_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[2\] GND " "Pin \"HEX1_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[3\] GND " "Pin \"HEX1_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[4\] GND " "Pin \"HEX1_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[5\] GND " "Pin \"HEX1_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_o\[6\] GND " "Pin \"HEX1_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX1_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[0\] GND " "Pin \"HEX2_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[1\] GND " "Pin \"HEX2_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[2\] GND " "Pin \"HEX2_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[3\] GND " "Pin \"HEX2_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[4\] GND " "Pin \"HEX2_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[5\] GND " "Pin \"HEX2_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[6\] GND " "Pin \"HEX2_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX2_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[0\] GND " "Pin \"HEX3_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[1\] GND " "Pin \"HEX3_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[2\] GND " "Pin \"HEX3_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[3\] GND " "Pin \"HEX3_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[4\] GND " "Pin \"HEX3_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[5\] GND " "Pin \"HEX3_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[6\] GND " "Pin \"HEX3_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX3_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[0\] GND " "Pin \"HEX4_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[1\] GND " "Pin \"HEX4_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[2\] GND " "Pin \"HEX4_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[3\] GND " "Pin \"HEX4_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[4\] GND " "Pin \"HEX4_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[5\] GND " "Pin \"HEX4_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[6\] GND " "Pin \"HEX4_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX4_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[0\] GND " "Pin \"HEX5_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[1\] GND " "Pin \"HEX5_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[2\] GND " "Pin \"HEX5_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[3\] GND " "Pin \"HEX5_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[4\] GND " "Pin \"HEX5_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[5\] GND " "Pin \"HEX5_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[6\] GND " "Pin \"HEX5_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|HEX5_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD_o GND " "Pin \"IRDA_TXD_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|IRDA_TXD_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[0\] GND " "Pin \"LEDR_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[1\] VCC " "Pin \"LEDR_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[2\] GND " "Pin \"LEDR_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[3\] VCC " "Pin \"LEDR_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[4\] GND " "Pin \"LEDR_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[5\] VCC " "Pin \"LEDR_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[6\] GND " "Pin \"LEDR_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[7\] VCC " "Pin \"LEDR_o\[7\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[8\] GND " "Pin \"LEDR_o\[8\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[9\] VCC " "Pin \"LEDR_o\[9\]\" is stuck at VCC" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|LEDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N_o GND " "Pin \"TD_RESET_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|TD_RESET_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[0\] GND " "Pin \"VGA_R_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[1\] GND " "Pin \"VGA_R_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[2\] GND " "Pin \"VGA_R_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[3\] GND " "Pin \"VGA_R_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[4\] GND " "Pin \"VGA_R_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[5\] GND " "Pin \"VGA_R_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[6\] GND " "Pin \"VGA_R_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R_o\[7\] GND " "Pin \"VGA_R_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_R_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[0\] GND " "Pin \"VGA_G_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[1\] GND " "Pin \"VGA_G_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[2\] GND " "Pin \"VGA_G_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[3\] GND " "Pin \"VGA_G_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[4\] GND " "Pin \"VGA_G_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[5\] GND " "Pin \"VGA_G_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[6\] GND " "Pin \"VGA_G_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G_o\[7\] GND " "Pin \"VGA_G_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_G_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[0\] GND " "Pin \"VGA_B_o\[0\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[1\] GND " "Pin \"VGA_B_o\[1\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[2\] GND " "Pin \"VGA_B_o\[2\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[3\] GND " "Pin \"VGA_B_o\[3\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[4\] GND " "Pin \"VGA_B_o\[4\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[5\] GND " "Pin \"VGA_B_o\[5\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[6\] GND " "Pin \"VGA_B_o\[6\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B_o\[7\] GND " "Pin \"VGA_B_o\[7\]\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_B_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK_o GND " "Pin \"VGA_CLK_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_CLK_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N_o GND " "Pin \"VGA_SYNC_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_SYNC_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N_o GND " "Pin \"VGA_BLANK_N_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_BLANK_N_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS_o GND " "Pin \"VGA_HS_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_HS_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS_o GND " "Pin \"VGA_VS_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|VGA_VS_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL_o GND " "Pin \"FAN_CTRL_o\" is stuck at GND" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678108831137 "|DE1_SoC_top|FAN_CTRL_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678108831137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108831287 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "avl_counter:avl_counter_inst\|state_s\[31\] Low " "Register avl_counter:avl_counter_inst\|state_s\[31\] will power up to Low" {  } { { "../src_vhdl/avl_counter.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1678108831439 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1678108831439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "93 " "93 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678108831820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "qsys_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"qsys_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108831980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg " "Generated suppressed messages file /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108832531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678108833751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678108833751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50_i " "No output dependent on input pin \"CLOCK2_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|CLOCK2_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50_i " "No output dependent on input pin \"CLOCK3_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|CLOCK3_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50_i " "No output dependent on input pin \"CLOCK4_50_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|CLOCK4_50_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT_i " "No output dependent on input pin \"ADC_DOUT_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|ADC_DOUT_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT_i " "No output dependent on input pin \"AUD_ADCDAT_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|AUD_ADCDAT_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD_i " "No output dependent on input pin \"IRDA_RXD_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|IRDA_RXD_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[0\] " "No output dependent on input pin \"KEY_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|KEY_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[1\] " "No output dependent on input pin \"KEY_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|KEY_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[2\] " "No output dependent on input pin \"KEY_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|KEY_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_i\[3\] " "No output dependent on input pin \"KEY_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|KEY_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[0\] " "No output dependent on input pin \"SW_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[1\] " "No output dependent on input pin \"SW_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[2\] " "No output dependent on input pin \"SW_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[3\] " "No output dependent on input pin \"SW_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[4\] " "No output dependent on input pin \"SW_i\[4\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[5\] " "No output dependent on input pin \"SW_i\[5\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[6\] " "No output dependent on input pin \"SW_i\[6\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[7\] " "No output dependent on input pin \"SW_i\[7\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[8\] " "No output dependent on input pin \"SW_i\[8\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_i\[9\] " "No output dependent on input pin \"SW_i\[9\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|SW_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27_i " "No output dependent on input pin \"TD_CLK27_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_CLK27_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[0\] " "No output dependent on input pin \"TD_DATA_i\[0\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[1\] " "No output dependent on input pin \"TD_DATA_i\[1\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[2\] " "No output dependent on input pin \"TD_DATA_i\[2\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[3\] " "No output dependent on input pin \"TD_DATA_i\[3\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[4\] " "No output dependent on input pin \"TD_DATA_i\[4\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[5\] " "No output dependent on input pin \"TD_DATA_i\[5\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[6\] " "No output dependent on input pin \"TD_DATA_i\[6\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA_i\[7\] " "No output dependent on input pin \"TD_DATA_i\[7\]\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_DATA_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS_i " "No output dependent on input pin \"TD_HS_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_HS_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS_i " "No output dependent on input pin \"TD_VS_i\"" {  } { { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678108834129 "|DE1_SoC_top|TD_VS_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678108834129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2050 " "Implemented 2050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678108834135 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678108834135 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "138 " "Implemented 138 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678108834135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1093 " "Implemented 1093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678108834135 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1678108834135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678108834135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 345 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678108834170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:20:34 2023 " "Processing ended: Mon Mar  6 14:20:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678108834170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678108834170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678108834170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678108834170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678108835961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678108835974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:20:34 2023 " "Processing started: Mon Mar  6 14:20:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678108835974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678108835974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off avalon -c DE1_SoC_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off avalon -c DE1_SoC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678108835974 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678108836040 ""}
{ "Info" "0" "" "Project  = avalon" {  } {  } 0 0 "Project  = avalon" 0 0 "Fitter" 0 0 1678108836040 ""}
{ "Info" "0" "" "Revision = DE1_SoC_top" {  } {  } 0 0 "Revision = DE1_SoC_top" 0 0 "Fitter" 0 0 1678108836041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678108836260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678108836260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678108836376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678108836426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678108836427 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678108836957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678108837675 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 315 " "No exact pin location assignment(s) for 72 pins of 315 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678108838194 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ_i " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ_i not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ_i } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ_i" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1678108838221 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1678108838221 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678108851779 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G10 " "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678108853186 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678108853186 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_i~inputCLKENA0 554 global CLKCTRL_G6 " "CLOCK_50_i~inputCLKENA0 with 554 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678108853187 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678108853187 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108853187 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678108858404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1678108858430 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678108858432 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678108858437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1678108858441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678108858770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858770 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678108858771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858771 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858771 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678108858774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678108858774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858775 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858775 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1678108858775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858775 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108858775 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1678108858775 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108858785 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678108858785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678108858823 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1678108858823 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108858830 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1678108858830 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678108858832 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK2_50_i " "  20.000  CLOCK2_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK3_50_i " "  20.000  CLOCK3_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  CLOCK4_50_i " "  20.000  CLOCK4_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   CLOCK_50_i " "  20.000   CLOCK_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N_o " "   2.500 HPS_DDR3_CK_N_o" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P_o " "   2.500 HPS_DDR3_CK_P_o" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N_io\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N_io\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[0\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[1\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[2\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[3\]_IN " "   2.500 HPS_DDR3_DQS_P_io\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P_io\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P_io\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678108858832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678108858832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678108859034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678108859034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678108859035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678108859038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678108859046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678108859051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678108859051 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678108859054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678108859056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678108859059 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678108859059 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108859684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678108867103 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678108868965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108874372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678108879522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678108880555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108880556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678108886000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678108893013 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678108893013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678108894715 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678108894715 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678108894715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108894718 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.12 " "Total time spent on timing analysis during the Fitter is 3.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678108898110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678108898213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678108900081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678108900084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678108901816 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678108913561 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678108914092 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK_io a permanently disabled " "Pin AUD_ADCLRCK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK_io a permanently disabled " "Pin AUD_DACLRCK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK_io a permanently disabled " "Pin AUD_BCLK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[0\] a permanently disabled " "Pin DRAM_DQ_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[1\] a permanently disabled " "Pin DRAM_DQ_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[2\] a permanently disabled " "Pin DRAM_DQ_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[3\] a permanently disabled " "Pin DRAM_DQ_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[4\] a permanently disabled " "Pin DRAM_DQ_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[5\] a permanently disabled " "Pin DRAM_DQ_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[6\] a permanently disabled " "Pin DRAM_DQ_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[7\] a permanently disabled " "Pin DRAM_DQ_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[8\] a permanently disabled " "Pin DRAM_DQ_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[9\] a permanently disabled " "Pin DRAM_DQ_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[10\] a permanently disabled " "Pin DRAM_DQ_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[11\] a permanently disabled " "Pin DRAM_DQ_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[12\] a permanently disabled " "Pin DRAM_DQ_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[13\] a permanently disabled " "Pin DRAM_DQ_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[14\] a permanently disabled " "Pin DRAM_DQ_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ_io\[15\] a permanently disabled " "Pin DRAM_DQ_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT_io a permanently disabled " "Pin FPGA_I2C_SDAT_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[0\] a permanently disabled " "Pin GPIO_0_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[1\] a permanently disabled " "Pin GPIO_0_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[2\] a permanently disabled " "Pin GPIO_0_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[3\] a permanently disabled " "Pin GPIO_0_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[4\] a permanently disabled " "Pin GPIO_0_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[5\] a permanently disabled " "Pin GPIO_0_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[6\] a permanently disabled " "Pin GPIO_0_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[7\] a permanently disabled " "Pin GPIO_0_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[8\] a permanently disabled " "Pin GPIO_0_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[9\] a permanently disabled " "Pin GPIO_0_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[10\] a permanently disabled " "Pin GPIO_0_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[11\] a permanently disabled " "Pin GPIO_0_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[12\] a permanently disabled " "Pin GPIO_0_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[13\] a permanently disabled " "Pin GPIO_0_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[14\] a permanently disabled " "Pin GPIO_0_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[15\] a permanently disabled " "Pin GPIO_0_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[16\] a permanently disabled " "Pin GPIO_0_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[17\] a permanently disabled " "Pin GPIO_0_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[18\] a permanently disabled " "Pin GPIO_0_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[19\] a permanently disabled " "Pin GPIO_0_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[20\] a permanently disabled " "Pin GPIO_0_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[21\] a permanently disabled " "Pin GPIO_0_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[22\] a permanently disabled " "Pin GPIO_0_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[23\] a permanently disabled " "Pin GPIO_0_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[24\] a permanently disabled " "Pin GPIO_0_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[25\] a permanently disabled " "Pin GPIO_0_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[26\] a permanently disabled " "Pin GPIO_0_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[27\] a permanently disabled " "Pin GPIO_0_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[28\] a permanently disabled " "Pin GPIO_0_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[29\] a permanently disabled " "Pin GPIO_0_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[30\] a permanently disabled " "Pin GPIO_0_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[31\] a permanently disabled " "Pin GPIO_0_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[32\] a permanently disabled " "Pin GPIO_0_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[32] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[32\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[33\] a permanently disabled " "Pin GPIO_0_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[33] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[33\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[34\] a permanently disabled " "Pin GPIO_0_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[34] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[34\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_io\[35\] a permanently disabled " "Pin GPIO_0_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_io[35] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_io\[35\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[0\] a permanently disabled " "Pin GPIO_1_io\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[1\] a permanently disabled " "Pin GPIO_1_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[2\] a permanently disabled " "Pin GPIO_1_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[3\] a permanently disabled " "Pin GPIO_1_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[4\] a permanently disabled " "Pin GPIO_1_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[5\] a permanently disabled " "Pin GPIO_1_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[6\] a permanently disabled " "Pin GPIO_1_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[7\] a permanently disabled " "Pin GPIO_1_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[8\] a permanently disabled " "Pin GPIO_1_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[9\] a permanently disabled " "Pin GPIO_1_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[10\] a permanently disabled " "Pin GPIO_1_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[11\] a permanently disabled " "Pin GPIO_1_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[12\] a permanently disabled " "Pin GPIO_1_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[13\] a permanently disabled " "Pin GPIO_1_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[14\] a permanently disabled " "Pin GPIO_1_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[15\] a permanently disabled " "Pin GPIO_1_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[16\] a permanently disabled " "Pin GPIO_1_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[17\] a permanently disabled " "Pin GPIO_1_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[18\] a permanently disabled " "Pin GPIO_1_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[19\] a permanently disabled " "Pin GPIO_1_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[20\] a permanently disabled " "Pin GPIO_1_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[21\] a permanently disabled " "Pin GPIO_1_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[22\] a permanently disabled " "Pin GPIO_1_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[23\] a permanently disabled " "Pin GPIO_1_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[24\] a permanently disabled " "Pin GPIO_1_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[25\] a permanently disabled " "Pin GPIO_1_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[26\] a permanently disabled " "Pin GPIO_1_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[27\] a permanently disabled " "Pin GPIO_1_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[28\] a permanently disabled " "Pin GPIO_1_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[29\] a permanently disabled " "Pin GPIO_1_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[30\] a permanently disabled " "Pin GPIO_1_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[31\] a permanently disabled " "Pin GPIO_1_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[32\] a permanently disabled " "Pin GPIO_1_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[32] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[32\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[33\] a permanently disabled " "Pin GPIO_1_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[33] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[33\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[34\] a permanently disabled " "Pin GPIO_1_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[34] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[34\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1_io\[35\] a permanently disabled " "Pin GPIO_1_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1_io[35] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_io\[35\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK_io a permanently disabled " "Pin PS2_CLK_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT_io a permanently disabled " "Pin PS2_DAT_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2_io a permanently disabled " "Pin PS2_CLK2_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2_io a permanently disabled " "Pin PS2_DAT2_io has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2_io } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2_io" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678108914118 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678108914118 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P_io\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P_io\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N_io\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N_io\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[31\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[30\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[29\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[28\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[27\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[26\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[25\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[24\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[23\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[22\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[9\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[8\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[7\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[6\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[5\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[4\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[3\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[2\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[1\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[0\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[10\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[11\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[12\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[13\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[14\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[15\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[16\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[17\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[18\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[19\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[20\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ_io\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ_io\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ_io[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_io\[21\]" } } } } { "../src_vhdl/DE1_SoC_top.vhd" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/lab01/jeremy/code/hard/eda/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1678108914122 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1678108914122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.fit.smsg " "Generated suppressed messages file /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678108914417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2857 " "Peak virtual memory: 2857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678108915969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:21:55 2023 " "Processing ended: Mon Mar  6 14:21:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678108915969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678108915969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678108915969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678108915969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678108919147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678108919176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:21:58 2023 " "Processing started: Mon Mar  6 14:21:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678108919176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678108919176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off avalon -c DE1_SoC_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off avalon -c DE1_SoC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678108919176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678108920111 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678108925849 ""}
{ "Warning" "WPGMIO_ISW_UPDATE" "hps_isw_handoff/qsys_system_hps_0/ " "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing hps_isw_handoff/qsys_system_hps_0/, run the Preloader Support Package Generator to update your Preloader software" {  } {  } 0 11713 "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing %1!s!, run the Preloader Support Package Generator to update your Preloader software" 0 0 "Assembler" 0 -1 1678108927994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678108928068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:22:08 2023 " "Processing ended: Mon Mar  6 14:22:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678108928068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678108928068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678108928068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678108928068 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678108928259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678108929527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678108929537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:22:08 2023 " "Processing started: Mon Mar  6 14:22:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678108929537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678108929537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta avalon -c DE1_SoC_top " "Command: quartus_sta avalon -c DE1_SoC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678108929539 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678108929863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678108930590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678108930590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108930641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108930641 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678108931663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1678108931687 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678108931689 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678108931695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1678108931730 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1678108931730 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108931989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932060 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932062 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932062 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1678108932065 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc " "Reading SDC File: '/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1678108932066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932068 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932068 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at qsys_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932069 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at qsys_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1678108932069 ""}  } { { "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" "" { Text "/home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1678108932069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108932081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678108932081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108932098 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108932099 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108932104 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108932104 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678108932106 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678108932121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.709               0.000 CLOCK_50_i  " "   11.709               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108932165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 CLOCK_50_i  " "    0.237               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108932173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.013               0.000 CLOCK_50_i  " "   17.013               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108932176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 CLOCK_50_i  " "    0.762               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108932179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.224               0.000 CLOCK_50_i  " "    9.224               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108932181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108932181 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.890 ns " "Worst Case Available Settling Time: 36.890 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108932301 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108932301 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1678108932417 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108932658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108933690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933720 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108933720 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933751 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108933751 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108933784 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108933784 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108933834 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1678108933834 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.587  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.587  0.583" 0 0 "Timing Analyzer" 0 0 1678108933834 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.307     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.307     --" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.289  0.021" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.289  0.021" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.505  0.505" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.505  0.505" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.184  0.137" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.184  0.137" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.233  0.233" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.233  0.233" 0 0 "Timing Analyzer" 0 0 1678108933835 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678108933984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678108934124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678108939153 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108939525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678108939525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108939528 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108939528 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108939534 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108939534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.759               0.000 CLOCK_50_i  " "   11.759               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108939602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 CLOCK_50_i  " "    0.235               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108939631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.146               0.000 CLOCK_50_i  " "   17.146               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108939663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 CLOCK_50_i  " "    0.707               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108939692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.291               0.000 CLOCK_50_i  " "    9.291               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108939717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108939717 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.921 ns " "Worst Case Available Settling Time: 36.921 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108939751 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108939751 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1678108939854 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108940059 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941040 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108941040 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108941092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108941146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108941201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108941201 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108941282 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1678108941282 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.573  0.585" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.573  0.585" 0 0 "Timing Analyzer" 0 0 1678108941282 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.332     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.332     --" 0 0 "Timing Analyzer" 0 0 1678108941282 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.297  0.056" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.297  0.056" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|    0.2  0.153" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|    0.2  0.153" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.245  0.245" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.245  0.245" 0 0 "Timing Analyzer" 0 0 1678108941283 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678108941474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678108941718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678108946488 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108946888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678108946888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108946891 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108946891 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108946897 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108946897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108946953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108946953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108946953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.659               0.000 CLOCK_50_i  " "   14.659               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108946953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108946953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 CLOCK_50_i  " "    0.137               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108947005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.963               0.000 CLOCK_50_i  " "   17.963               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108947058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 CLOCK_50_i  " "    0.423               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108947107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 CLOCK_50_i  " "    9.103               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108947159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108947159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.954 ns " "Worst Case Available Settling Time: 37.954 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108947189 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108947189 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1678108947366 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108947583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108948787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108948866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108948944 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108948944 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108949024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108949024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108949024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108949024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108949024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108949024 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108949127 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1678108949127 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|   0.61  0.629" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|   0.61  0.629" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.44     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.44     --" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.374  0.132" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.374  0.132" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.582  0.582" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.582  0.582" 0 0 "Timing Analyzer" 0 0 1678108949128 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.322  0.275" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.322  0.275" 0 0 "Timing Analyzer" 0 0 1678108949129 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.303  0.303" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.303  0.303" 0 0 "Timing Analyzer" 0 0 1678108949129 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678108949353 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: System\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: System\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678108949750 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678108949750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108949753 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108949753 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[0\]_IN (Rise) HPS_DDR3_DQS_P_io\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[0\]_IN (Rise) to HPS_DDR3_DQS_P_io\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[1\]_IN (Rise) HPS_DDR3_DQS_P_io\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[1\]_IN (Rise) to HPS_DDR3_DQS_P_io\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[2\]_IN (Rise) HPS_DDR3_DQS_P_io\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[2\]_IN (Rise) to HPS_DDR3_DQS_P_io\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P_io\[3\]_IN (Rise) HPS_DDR3_DQS_P_io\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P_io\[3\]_IN (Rise) to HPS_DDR3_DQS_P_io\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from System\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P_io\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N_io\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1678108949760 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1678108949760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.166               0.000 CLOCK_50_i  " "   15.166               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108949837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 CLOCK_50_i  " "    0.137               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108949914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.202               0.000 CLOCK_50_i  " "   18.202               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108949991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108949991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50_i  " "    0.382               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108950063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 qsys_system:System\|qsys_system_hps_0:hps_0\|qsys_system_hps_0_hps_io:hps_io\|qsys_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.069               0.000 CLOCK_50_i  " "    9.069               0.000 CLOCK_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678108950126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678108950126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.120 ns " "Worst Case Available Settling Time: 38.120 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678108950163 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108950163 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1678108950406 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108950613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952106 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108952106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108952201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108952298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:System\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{System\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1678108952402 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678108952402 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: System\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1678108952511 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1678108952511 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.582  0.659" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.582  0.659" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.375  0.155" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.375  0.155" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.588  0.588" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.588  0.588" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.322  0.275" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.322  0.275" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.318  0.318" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.318  0.318" 0 0 "Timing Analyzer" 0 0 1678108952512 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678108956138 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678108956138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1601 " "Peak virtual memory: 1601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678108956769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:22:36 2023 " "Processing ended: Mon Mar  6 14:22:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678108956769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678108956769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678108956769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678108956769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 374 s " "Quartus Prime Full Compilation was successful. 0 errors, 374 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678108957568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678108971822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678108971830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:22:51 2023 " "Processing started: Mon Mar  6 14:22:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678108971830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678108971830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp avalon -c DE1_SoC_top --netlist_type=sgate " "Command: quartus_npp avalon -c DE1_SoC_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678108971830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1678108971969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678108972793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:22:52 2023 " "Processing ended: Mon Mar  6 14:22:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678108972793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678108972793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678108972793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678108972793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678109008357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678109008368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 14:23:27 2023 " "Processing started: Mon Mar  6 14:23:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678109008368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678109008368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp avalon -c DE1_SoC_top --netlist_type=atom_map " "Command: quartus_npp avalon -c DE1_SoC_top --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678109008368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1678109008497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678109009243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 14:23:29 2023 " "Processing ended: Mon Mar  6 14:23:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678109009243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678109009243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678109009243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678109009243 ""}
