(edif microblaze_clock_generator_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 8 20 14 5 50)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure microblaze_clock_generator_0_wrapper.ngc microblaze_clock_generator_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLK2X180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port (array (rename DADDR "DADDR<6:0>") 7)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library microblaze_clock_generator_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell microblaze_clock_generator_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port CLKOUT7
              (direction OUTPUT)
            )
            (port CLKOUT8
              (direction OUTPUT)
            )
            (port CLKOUT9
              (direction OUTPUT)
            )
            (port CLKOUT10
              (direction OUTPUT)
            )
            (port CLKOUT11
              (direction OUTPUT)
            )
            (port CLKOUT12
              (direction OUTPUT)
            )
            (port CLKOUT13
              (direction OUTPUT)
            )
            (port CLKOUT14
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKOUT15
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (designator "4vsx55ff1148-10")
            (property TYPE (string "microblaze_clock_generator_0_wrapper") (owner "Xilinx"))
            (property X_CORE_INFO (string "clock_generator_v4_03_a") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "microblaze_clock_generator_0_wrapper_microblaze_clock_generator_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_2 "clock_generator_0/DCM0_INST/rst_delay_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_1 "clock_generator_0/DCM0_INST/rst_delay_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_0 "clock_generator_0/DCM0_INST/rst_delay_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rsti_renamed_0 "clock_generator_0/DCM0_INST/rsti")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST")
              (viewRef view_1 (cellRef DCM_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:CTLSEL<2:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "20.0000000000000000") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DCM_AUTOCALIBRATION (string "TRUE") (owner "Xilinx"))
              (property DCM_PERFORMANCE_MODE (string "MAX_SPEED") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property PMCD_SYNC (string "FALSE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX4") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property DFS_AVE_FREQ_GAIN (number (e 2 0)) (owner "Xilinx"))
              (property BGM_DIVIDE (integer 16) (owner "Xilinx"))
              (property BGM_MULTIPLY (integer 16) (owner "Xilinx"))
              (property BGM_VADJ (integer 5) (owner "Xilinx"))
              (property BGM_SAMPLE_LEN (integer 2) (owner "Xilinx"))
              (property BGM_VSDLY (integer 0) (owner "Xilinx"))
              (property BGM_SDLY (integer 3) (owner "Xilinx"))
              (property BGM_LDLY (integer 5) (owner "Xilinx"))
              (property BGM_VLDLY (integer 7) (owner "Xilinx"))
              (property DFS_AVE_FREQ_ADJ_INTERVAL (integer 3) (owner "Xilinx"))
              (property DFS_AVE_FREQ_SAMPLE_INTERVAL (integer 2) (owner "Xilinx"))
              (property DFS_TRACKMODE (integer 1) (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_HFC (integer 206) (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_LFC (integer 413) (owner "Xilinx"))
              (property DLL_LIVE_TIME (integer 5) (owner "Xilinx"))
              (property DLL_DEAD_TIME (integer 10) (owner "Xilinx"))
              (property DLL_SETTLE_TIME (integer 10) (owner "Xilinx"))
              (property DLL_PD_DLY_SEL (integer 0) (owner "Xilinx"))
              (property BGM_MODE (string "BG_SNAPSHOT") (owner "Xilinx"))
              (property BGM_CONFIG_REF_SEL (string "CLKIN") (owner "Xilinx"))
              (property DCM_EXT_FB_EN (string "FALSE") (owner "Xilinx"))
              (property DLL_TEST_MUX_SEL (string "00") (owner "Xilinx"))
              (property FACTORY_JF (string "F0F0") (owner "Xilinx"))
              (property DCM_UNUSED_TAPS_POWERDOWN (string "TRUE") (owner "Xilinx"))
              (property DCM_VREF_SOURCE (string "VBG_DLL") (owner "Xilinx"))
              (property DCM_VREG_ENABLE (string "TRUE") (owner "Xilinx"))
              (property DCM_PULSE_WIDTH_CORRECTION_HIGH (string "11111") (owner "Xilinx"))
              (property DCM_PULSE_WIDTH_CORRECTION_LOW (string "11111") (owner "Xilinx"))
              (property DCM_CLKDV_CLKFX_ALIGNMENT (string "TRUE") (owner "Xilinx"))
              (property DCM_VBG_SEL (string "0000") (owner "Xilinx"))
              (property DCM_LOCK_HIGH (string "FALSE") (owner "Xilinx"))
              (property DFS_EARLY_LOCK (string "FALSE") (owner "Xilinx"))
              (property DFS_EXTEND_HALT_TIME (string "FALSE") (owner "Xilinx"))
              (property DFS_EXTEND_RUN_TIME (string "FALSE") (owner "Xilinx"))
              (property DFS_EXTEND_FLUSH_TIME (string "FALSE") (owner "Xilinx"))
              (property DFS_NON_STOP (string "FALSE") (owner "Xilinx"))
              (property DFS_SKIP_FINE (string "FALSE") (owner "Xilinx"))
              (property DCM_VBG_PD (string "00") (owner "Xilinx"))
              (property DFS_OSCILLATOR_MODE (string "PHASE_FREQ_LOCK") (owner "Xilinx"))
              (property DFS_COARSE_SEL (string "LEGACY") (owner "Xilinx"))
              (property DFS_FINE_SEL (string "LEGACY") (owner "Xilinx"))
              (property DFS_TP_SEL (string "LEVEL") (owner "Xilinx"))
              (property DCM_VREG_PHASE_MARGIN (string "010") (owner "Xilinx"))
              (property DFS_EN_RELRST (string "TRUE") (owner "Xilinx"))
              (property DFS_HARDSYNC (string "00") (owner "Xilinx"))
              (property DLL_DESKEW_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DLL_PERIOD_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DLL_CONTROL_CLOCK_SPEED (string "HALF") (owner "Xilinx"))
              (property DLL_DESKEW_MAXTAP (string "210") (owner "Xilinx"))
              (property DLL_DESKEW_MINTAP (string "42") (owner "Xilinx"))
              (property DLL_PHASE_DETECTOR_AUTO_RESET (string "TRUE") (owner "Xilinx"))
              (property DLL_PHASE_DETECTOR_MODE (string "ENHANCED") (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_CALIBRATION (string "AUTO_DPS") (owner "Xilinx"))
              (property DLL_PHASE_SHIFT_LOCK_BY1 (string "FALSE") (owner "Xilinx"))
              (property DFS_COIN_WINDOW (string "00") (owner "Xilinx"))
              (property DLL_CTL_SEL_CLKIN_DIV2 (string "FALSE") (owner "Xilinx"))
              (property DFS_SPARE (string "0000000000000000") (owner "Xilinx"))
              (property DLL_SPARE (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK270_BUFG_INST "clock_generator_0/DCM0_CLK270_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK90_BUFG_INST "clock_generator_0/DCM0_CLK90_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK0_BUFG_INST "clock_generator_0/DCM0_CLK0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_reset1_INV_0 "clock_generator_0/DCM0_INST/reset1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLKIN
              (joined
                (portRef CLKIN)
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef CLKIN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net CLKOUT0
              (joined
                (portRef CLKOUT0)
                (portRef CLKFB (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef O (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef LOCKED (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net PSDONE
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CLKFBOUT)
                (portRef CLKOUT15)
                (portRef PSDONE)
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef CLKOUT14)
                (portRef CLKOUT13)
                (portRef CLKOUT12)
                (portRef CLKOUT11)
                (portRef CLKOUT10)
                (portRef CLKOUT9)
                (portRef CLKOUT8)
                (portRef CLKOUT7)
                (portRef CLKOUT6)
                (portRef CLKOUT5)
                (portRef CLKOUT4)
                (portRef CLKOUT3)
                (portRef CLKOUT2)
                (portRef CLKOUT1)
                (portRef DCLK (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef DEN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef DWE (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSCLK (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSEN (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef PSINCDEC (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 0) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 1) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 2) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 3) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 4) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 5) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DADDR 6) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 0) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 1) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 2) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 3) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 4) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 5) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 6) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 7) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 8) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 9) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 10) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 11) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 12) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 13) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 14) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef (member DI 15) (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_reset "clock_generator_0/DCM0_INST/reset")
              (joined
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef O (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_0__ "clock_generator_0/DCM0_INST/rst_delay<0>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_1__ "clock_generator_0/DCM0_INST/rst_delay<1>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_2__ "clock_generator_0/DCM0_INST/rst_delay<2>")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rsti "clock_generator_0/DCM0_INST/rsti")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_0))
                (portRef RST (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK0 "clock_generator_0/SIG_DCM0_CLK0")
              (joined
                (portRef CLK0 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef I (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK270 "clock_generator_0/SIG_DCM0_CLK270")
              (joined
                (portRef CLK270 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef I (instanceRef clock_generator_0_DCM0_CLK270_BUFG_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK90 "clock_generator_0/SIG_DCM0_CLK90")
              (joined
                (portRef CLK90 (instanceRef clock_generator_0_DCM0_INST_Using_DCM_ADV_DCM_ADV_INST))
                (portRef I (instanceRef clock_generator_0_DCM0_CLK90_BUFG_INST))
              )
            )
          )
      )
    )
  )

  (design microblaze_clock_generator_0_wrapper
    (cellRef microblaze_clock_generator_0_wrapper
      (libraryRef microblaze_clock_generator_0_wrapper_lib)
    )
    (property PART (string "4vsx55ff1148-10") (owner "Xilinx"))
  )
)

