#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 30 09:45:48 2022
# Process ID: 19052
# Current directory: C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter IN_GAME_game_state bound to: 1'b0 
	Parameter GAME_OVER_game_state bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (1#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/pipeline_10.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (2#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (3#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'initial_board_states_1' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/initial_board_states_1.v:7]
	Parameter BOARD_STATES bound to: 64'b1011000010001110111110010110100110110001001000000100101111101111 
INFO: [Synth 8-6155] done synthesizing module 'initial_board_states_1' (4#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/initial_board_states_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'display_2' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:7]
	Parameter LED_OFF bound to: 1'b0 
	Parameter LED_0 bound to: 1'b1 
	Parameter COLOR_RED bound to: 24'b000000001000000000010000 
	Parameter COLOR_BLUE bound to: 24'b000000000000000011111111 
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:52]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:52]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:52]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:52]
INFO: [Synth 8-6155] done synthesizing module 'display_2' (5#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_3' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'state_inverter_7' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/state_inverter_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'state_inverter_7' (6#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/state_inverter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'win_checker_8' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/win_checker_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'win_checker_8' (7#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/win_checker_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'display_encoder_9' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_encoder_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display_encoder_9' (8#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/display_encoder_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_3' (9#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (10#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1000.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'M_alu_machine_state_reg' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/au_top_0.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'M_alu_machine_button_pressed_reg' [C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.srcs/sources_1/imports/verilog/au_top_0.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1000.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1037.012 ; gain = 37.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1041.527 ; gain = 41.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   100|
|3     |LUT1   |    53|
|4     |LUT2   |    55|
|5     |LUT3   |    36|
|6     |LUT4   |    84|
|7     |LUT5   |    45|
|8     |LUT6   |   107|
|9     |FDRE   |   392|
|10    |FDSE   |    17|
|11    |LD     |    32|
|12    |IBUF   |    19|
|13    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1047.289 ; gain = 47.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1047.289 ; gain = 47.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1047.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE (inverted pins: G): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1047.289 ; gain = 47.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/50.002/50002_1D/lightsout3/LightsOutGame-main/work/vivado/LightsOutGame/LightsOutGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 09:46:56 2022...
