   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_pwr.c"
  23              	.Ltext0:
  24              		.file 1 "../StdPeripheralDriver/src/stm32f10x_pwr.c"
 16842              		.align	2
 16843              		.thumb
 16844              		.thumb_func
 16846              	__WFI:
 16847              	.LFB5:
   1:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @version  V1.30
   5:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
   7:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @note
   8:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  10:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @par
  11:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  15:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @par
  16:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  22:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  24:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  27:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  29:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  34:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * . 
  38:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  42:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  46:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  50:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  54:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  58:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  60:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
  61:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  62:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -save */
  63:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e10  */
  64:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e530 */
  65:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e550 */
  66:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e754 */
  67:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e750 */
  68:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e528 */
  69:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e751 */
  70:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  71:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  72:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - CMSIS version number
  75:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
  78:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
  79:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  80:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  extern "C" {
  82:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif 
  83:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  84:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  88:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  90:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  92:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
  95:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  96:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  97:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 100:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 101:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 102:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 103:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 104:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 105:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * IO definitions
 106:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 107:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 109:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 110:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else
 113:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 115:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 118:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 119:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 120:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*******************************************************************************
 121:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
 123:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  @{
 125:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** */
 126:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 127:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 128:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 131:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 132:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 133:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 134:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 150:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 151:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 154:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 155:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 156:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 157:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 178:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 182:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 185:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 188:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 191:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 195:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 198:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 201:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 204:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 207:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 210:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 213:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 216:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 219:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 222:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 226:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 229:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 233:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 236:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 239:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 242:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 245:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 248:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 251:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 255:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 258:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 261:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 265:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 268:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 271:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 274:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 277:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 280:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 284:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 287:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 290:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 293:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 296:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 299:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 302:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 305:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 308:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 311:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****                                      
 314:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 317:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 320:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 323:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 327:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 330:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 333:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 337:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 340:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 343:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 347:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 350:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 353:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 356:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 360:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 361:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 364:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 365:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 366:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 367:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } SysTick_Type;
 372:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 373:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 377:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 380:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 383:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 386:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 390:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 394:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 398:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 401:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 405:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 406:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 409:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 410:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 411:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 412:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  union  
 413:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   {
 414:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 446:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 450:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 454:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 457:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 460:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 463:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 466:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 469:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 472:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 475:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 479:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 483:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 487:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 491:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 494:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 498:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 499:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 502:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 503:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 504:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 505:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else
 510:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 512:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 514:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 518:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 522:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 525:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 529:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 530:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 534:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 535:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 536:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 537:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 550:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 554:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 557:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 560:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 564:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 567:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 570:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 574:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 578:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 581:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 584:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 588:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 591:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 594:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 597:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 600:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 603:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 606:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 609:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 612:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 614:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 615:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 616:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 619:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 620:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 621:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 622:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 628:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 632:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 635:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 638:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 641:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 644:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 647:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 650:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 653:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 656:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 659:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 662:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 665:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 669:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 672:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 676:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 679:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 682:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 685:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 688:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 691:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 694:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 697:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 700:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 703:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 706:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 709:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 713:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 714:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 722:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 729:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 733:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 734:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 736:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 737:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*******************************************************************************
 738:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 741:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 745:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 749:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 753:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 757:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 758:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 759:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 760:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 762:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 765:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 768:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 784:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 785:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 790:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 791:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 792:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 794:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 796:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 798:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 800:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 801:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 803:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 805:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 808:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 810:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 811:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 813:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 815:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Cortex processor register
 817:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 818:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 820:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 821:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 823:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 825:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 828:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 830:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 831:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 833:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return         reversed value
 835:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 836:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 838:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 840:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 841:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 843:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return         reversed value
 845:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 846:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 848:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 850:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 851:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 853:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 854:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 856:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 858:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 860:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 861:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 863:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return BasePriority
 864:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 865:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 867:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 869:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 870:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 872:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 874:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the base priority register
 875:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 876:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 878:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 879:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 881:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return PriMask
 882:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 883:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 885:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 887:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 888:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 890:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 892:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 894:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 896:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 897:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 899:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return FaultMask
 900:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 901:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 903:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 905:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 906:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 908:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 910:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 912:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 914:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 915:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * 
 917:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Control value
 918:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 919:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 921:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 923:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 924:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 926:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 928:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the control register
 929:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 930:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 932:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 934:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 935:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 937:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 939:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 941:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 942:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 944:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return BasePriority
 945:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 946:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 948:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 950:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 953:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 954:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 955:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 957:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 959:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the base priority register
 960:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 961:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 963:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 966:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 967:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 968:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 970:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return PriMask
 971:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 972:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 974:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 976:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regPriMask);
 978:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 979:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 980:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 981:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 983:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 985:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 987:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 989:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 992:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 993:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 994:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 996:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return FaultMask
 997:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 998:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1000:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1002:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1005:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1006:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1007:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1009:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1011:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1013:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1015:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1018:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1019:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1020:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * 
1022:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Control value
1023:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1024:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1026:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1028:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regControl);
1030:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1031:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1032:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1033:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1035:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1037:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the control register
1038:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1039:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1041:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regControl = control;
1043:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1044:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1045:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1047:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1048:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1049:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1052:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1055:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1058:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1064:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1076:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1077:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1078:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1080:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1082:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1084:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1086:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1087:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1089:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1091:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1094:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1096:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1097:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1099:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1101:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Cortex processor register
1103:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1104:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1106:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1107:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1109:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1111:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1114:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1116:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1117:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1119:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        reversed value
1121:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1122:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1124:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1126:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1127:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1129:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        reversed value
1131:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1132:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1134:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1136:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1137:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1139:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1142:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1144:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1146:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1147:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1149:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1152:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1154:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1156:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1157:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1159:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1162:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1164:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1166:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1167:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1169:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1173:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1175:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1177:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1178:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1180:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1184:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1186:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1188:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1189:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1191:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1195:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1197:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1199:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1200:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1201:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1204:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1207:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1210:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 16848              		.loc 4 1211 0
 16849              		.cfi_startproc
 16850              		@ args = 0, pretend = 0, frame = 0
 16851              		@ frame_needed = 1, uses_anonymous_args = 0
 16852              		@ link register save eliminated.
 16853 0000 80B4     		push	{r7}
 16854              	.LCFI0:
 16855              		.cfi_def_cfa_offset 4
 16856 0002 00AF     		add	r7, sp, #0
 16857              		.cfi_offset 7, -4
 16858              	.LCFI1:
 16859              		.cfi_def_cfa_register 7
 16860              		.loc 4 1211 0
 16861              	@ 1211 "/home/serg/arm/workspace/template/CMSIS/core_cm3.h" 1
 16862 0004 30BF     		wfi
 16863              	@ 0 "" 2
 16864              		.thumb
 16865 0006 BD46     		mov	sp, r7
 16866 0008 80BC     		pop	{r7}
 16867 000a 7047     		bx	lr
 16868              		.cfi_endproc
 16869              	.LFE5:
 16871              		.section	.text.__WFE,"ax",%progbits
 16872              		.align	2
 16873              		.thumb
 16874              		.thumb_func
 16876              	__WFE:
 16877              	.LFB6:
1212:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 16878              		.loc 4 1212 0
 16879              		.cfi_startproc
 16880              		@ args = 0, pretend = 0, frame = 0
 16881              		@ frame_needed = 1, uses_anonymous_args = 0
 16882              		@ link register save eliminated.
 16883 0000 80B4     		push	{r7}
 16884              	.LCFI2:
 16885              		.cfi_def_cfa_offset 4
 16886 0002 00AF     		add	r7, sp, #0
 16887              		.cfi_offset 7, -4
 16888              	.LCFI3:
 16889              		.cfi_def_cfa_register 7
 16890              		.loc 4 1212 0
 16891              	@ 1212 "/home/serg/arm/workspace/template/CMSIS/core_cm3.h" 1
 16892 0004 20BF     		wfe
 16893              	@ 0 "" 2
 16894              		.thumb
 16895 0006 BD46     		mov	sp, r7
 16896 0008 80BC     		pop	{r7}
 16897 000a 7047     		bx	lr
 16898              		.cfi_endproc
 16899              	.LFE6:
 16901              		.section	.text.PWR_DeInit,"ax",%progbits
 16902              		.align	2
 16903              		.global	PWR_DeInit
 16904              		.thumb
 16905              		.thumb_func
 16907              	PWR_DeInit:
 16908              	.LFB29:
   1:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
   2:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @attention
  10:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *
  11:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *
  18:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  21:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  22:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  26:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  28:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  29:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  30:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  33:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */ 
  34:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  35:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  37:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  38:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  39:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  40:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  41:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  42:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  43:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  45:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  46:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  47:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  50:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  52:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  57:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  61:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  63:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  68:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  70:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  74:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  75:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  76:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  77:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  78:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  79:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  81:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  82:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  83:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  84:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  85:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  86:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  87:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  89:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  90:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  91:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  92:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  93:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  94:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  95:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  97:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  98:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  99:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 100:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
 101:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 102:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 103:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
 105:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 106:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 107:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 108:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  None
 110:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 111:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 112:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 16909              		.loc 1 113 0
 16910              		.cfi_startproc
 16911              		@ args = 0, pretend = 0, frame = 0
 16912              		@ frame_needed = 1, uses_anonymous_args = 0
 16913 0000 80B5     		push	{r7, lr}
 16914              	.LCFI4:
 16915              		.cfi_def_cfa_offset 8
 16916 0002 00AF     		add	r7, sp, #0
 16917              		.cfi_offset 14, -4
 16918              		.cfi_offset 7, -8
 16919              	.LCFI5:
 16920              		.cfi_def_cfa_register 7
 114:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 16921              		.loc 1 114 0
 16922 0004 4FF08050 		mov	r0, #268435456
 16923 0008 4FF00101 		mov	r1, #1
 16924 000c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 115:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 16925              		.loc 1 115 0
 16926 0010 4FF08050 		mov	r0, #268435456
 16927 0014 4FF00001 		mov	r1, #0
 16928 0018 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 116:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 16929              		.loc 1 116 0
 16930 001c 80BD     		pop	{r7, pc}
 16931              		.cfi_endproc
 16932              	.LFE29:
 16934 001e 00BF     		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
 16935              		.align	2
 16936              		.global	PWR_BackupAccessCmd
 16937              		.thumb
 16938              		.thumb_func
 16940              	PWR_BackupAccessCmd:
 16941              	.LFB30:
 117:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 118:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 119:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 123:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 124:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 16942              		.loc 1 125 0
 16943              		.cfi_startproc
 16944              		@ args = 0, pretend = 0, frame = 8
 16945              		@ frame_needed = 1, uses_anonymous_args = 0
 16946              		@ link register save eliminated.
 16947 0000 80B4     		push	{r7}
 16948              	.LCFI6:
 16949              		.cfi_def_cfa_offset 4
 16950 0002 83B0     		sub	sp, sp, #12
 16951              	.LCFI7:
 16952              		.cfi_def_cfa_offset 16
 16953 0004 00AF     		add	r7, sp, #0
 16954              		.cfi_offset 7, -4
 16955              	.LCFI8:
 16956              		.cfi_def_cfa_register 7
 16957 0006 0346     		mov	r3, r0
 16958 0008 FB71     		strb	r3, [r7, #7]
 126:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 128:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 16959              		.loc 1 128 0
 16960 000a 044B     		ldr	r3, .L5
 16961 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 16962 000e 1A60     		str	r2, [r3, #0]
 129:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 16963              		.loc 1 129 0
 16964 0010 07F10C07 		add	r7, r7, #12
 16965 0014 BD46     		mov	sp, r7
 16966 0016 80BC     		pop	{r7}
 16967 0018 7047     		bx	lr
 16968              	.L6:
 16969 001a 00BF     		.align	2
 16970              	.L5:
 16971 001c 20000E42 		.word	1108213792
 16972              		.cfi_endproc
 16973              	.LFE30:
 16975              		.section	.text.PWR_PVDCmd,"ax",%progbits
 16976              		.align	2
 16977              		.global	PWR_PVDCmd
 16978              		.thumb
 16979              		.thumb_func
 16981              	PWR_PVDCmd:
 16982              	.LFB31:
 130:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 131:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 132:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 136:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 137:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 16983              		.loc 1 138 0
 16984              		.cfi_startproc
 16985              		@ args = 0, pretend = 0, frame = 8
 16986              		@ frame_needed = 1, uses_anonymous_args = 0
 16987              		@ link register save eliminated.
 16988 0000 80B4     		push	{r7}
 16989              	.LCFI9:
 16990              		.cfi_def_cfa_offset 4
 16991 0002 83B0     		sub	sp, sp, #12
 16992              	.LCFI10:
 16993              		.cfi_def_cfa_offset 16
 16994 0004 00AF     		add	r7, sp, #0
 16995              		.cfi_offset 7, -4
 16996              	.LCFI11:
 16997              		.cfi_def_cfa_register 7
 16998 0006 0346     		mov	r3, r0
 16999 0008 FB71     		strb	r3, [r7, #7]
 139:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 141:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 17000              		.loc 1 141 0
 17001 000a 044B     		ldr	r3, .L8
 17002 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17003 000e 1A60     		str	r2, [r3, #0]
 142:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17004              		.loc 1 142 0
 17005 0010 07F10C07 		add	r7, r7, #12
 17006 0014 BD46     		mov	sp, r7
 17007 0016 80BC     		pop	{r7}
 17008 0018 7047     		bx	lr
 17009              	.L9:
 17010 001a 00BF     		.align	2
 17011              	.L8:
 17012 001c 10000E42 		.word	1108213776
 17013              		.cfi_endproc
 17014              	.LFE31:
 17016              		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
 17017              		.align	2
 17018              		.global	PWR_PVDLevelConfig
 17019              		.thumb
 17020              		.thumb_func
 17022              	PWR_PVDLevelConfig:
 17023              	.LFB32:
 143:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 144:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 145:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 157:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 158:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17024              		.loc 1 159 0
 17025              		.cfi_startproc
 17026              		@ args = 0, pretend = 0, frame = 16
 17027              		@ frame_needed = 1, uses_anonymous_args = 0
 17028              		@ link register save eliminated.
 17029 0000 80B4     		push	{r7}
 17030              	.LCFI12:
 17031              		.cfi_def_cfa_offset 4
 17032 0002 85B0     		sub	sp, sp, #20
 17033              	.LCFI13:
 17034              		.cfi_def_cfa_offset 24
 17035 0004 00AF     		add	r7, sp, #0
 17036              		.cfi_offset 7, -4
 17037              	.LCFI14:
 17038              		.cfi_def_cfa_register 7
 17039 0006 7860     		str	r0, [r7, #4]
 160:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 17040              		.loc 1 160 0
 17041 0008 4FF00003 		mov	r3, #0
 17042 000c FB60     		str	r3, [r7, #12]
 161:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 163:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 17043              		.loc 1 163 0
 17044 000e 0A4B     		ldr	r3, .L11
 17045 0010 1B68     		ldr	r3, [r3, #0]
 17046 0012 FB60     		str	r3, [r7, #12]
 164:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 17047              		.loc 1 165 0
 17048 0014 FB68     		ldr	r3, [r7, #12]
 17049 0016 23F0E003 		bic	r3, r3, #224
 17050 001a FB60     		str	r3, [r7, #12]
 166:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 17051              		.loc 1 167 0
 17052 001c FA68     		ldr	r2, [r7, #12]
 17053 001e 7B68     		ldr	r3, [r7, #4]
 17054 0020 42EA0303 		orr	r3, r2, r3
 17055 0024 FB60     		str	r3, [r7, #12]
 168:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Store the new value */
 169:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 17056              		.loc 1 169 0
 17057 0026 044B     		ldr	r3, .L11
 17058 0028 FA68     		ldr	r2, [r7, #12]
 17059 002a 1A60     		str	r2, [r3, #0]
 170:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17060              		.loc 1 170 0
 17061 002c 07F11407 		add	r7, r7, #20
 17062 0030 BD46     		mov	sp, r7
 17063 0032 80BC     		pop	{r7}
 17064 0034 7047     		bx	lr
 17065              	.L12:
 17066 0036 00BF     		.align	2
 17067              	.L11:
 17068 0038 00700040 		.word	1073770496
 17069              		.cfi_endproc
 17070              	.LFE32:
 17072              		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 17073              		.align	2
 17074              		.global	PWR_WakeUpPinCmd
 17075              		.thumb
 17076              		.thumb_func
 17078              	PWR_WakeUpPinCmd:
 17079              	.LFB33:
 171:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 172:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 173:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 177:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 178:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17080              		.loc 1 179 0
 17081              		.cfi_startproc
 17082              		@ args = 0, pretend = 0, frame = 8
 17083              		@ frame_needed = 1, uses_anonymous_args = 0
 17084              		@ link register save eliminated.
 17085 0000 80B4     		push	{r7}
 17086              	.LCFI15:
 17087              		.cfi_def_cfa_offset 4
 17088 0002 83B0     		sub	sp, sp, #12
 17089              	.LCFI16:
 17090              		.cfi_def_cfa_offset 16
 17091 0004 00AF     		add	r7, sp, #0
 17092              		.cfi_offset 7, -4
 17093              	.LCFI17:
 17094              		.cfi_def_cfa_register 7
 17095 0006 0346     		mov	r3, r0
 17096 0008 FB71     		strb	r3, [r7, #7]
 180:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 182:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 17097              		.loc 1 182 0
 17098 000a 044B     		ldr	r3, .L14
 17099 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17100 000e 1A60     		str	r2, [r3, #0]
 183:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17101              		.loc 1 183 0
 17102 0010 07F10C07 		add	r7, r7, #12
 17103 0014 BD46     		mov	sp, r7
 17104 0016 80BC     		pop	{r7}
 17105 0018 7047     		bx	lr
 17106              	.L15:
 17107 001a 00BF     		.align	2
 17108              	.L14:
 17109 001c A0000E42 		.word	1108213920
 17110              		.cfi_endproc
 17111              	.LFE33:
 17113              		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 17114              		.align	2
 17115              		.global	PWR_EnterSTOPMode
 17116              		.thumb
 17117              		.thumb_func
 17119              	PWR_EnterSTOPMode:
 17120              	.LFB34:
 184:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 185:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 186:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 196:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 197:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17121              		.loc 1 198 0
 17122              		.cfi_startproc
 17123              		@ args = 0, pretend = 0, frame = 16
 17124              		@ frame_needed = 1, uses_anonymous_args = 0
 17125 0000 80B5     		push	{r7, lr}
 17126              	.LCFI18:
 17127              		.cfi_def_cfa_offset 8
 17128 0002 84B0     		sub	sp, sp, #16
 17129              	.LCFI19:
 17130              		.cfi_def_cfa_offset 24
 17131 0004 00AF     		add	r7, sp, #0
 17132              		.cfi_offset 14, -4
 17133              		.cfi_offset 7, -8
 17134              	.LCFI20:
 17135              		.cfi_def_cfa_register 7
 17136 0006 7860     		str	r0, [r7, #4]
 17137 0008 0B46     		mov	r3, r1
 17138 000a FB70     		strb	r3, [r7, #3]
 199:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 17139              		.loc 1 199 0
 17140 000c 4FF00003 		mov	r3, #0
 17141 0010 FB60     		str	r3, [r7, #12]
 200:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 202:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 203:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 204:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 17142              		.loc 1 205 0
 17143 0012 134B     		ldr	r3, .L19
 17144 0014 1B68     		ldr	r3, [r3, #0]
 17145 0016 FB60     		str	r3, [r7, #12]
 206:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 17146              		.loc 1 207 0
 17147 0018 FB68     		ldr	r3, [r7, #12]
 17148 001a 23F00303 		bic	r3, r3, #3
 17149 001e FB60     		str	r3, [r7, #12]
 208:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 17150              		.loc 1 209 0
 17151 0020 FA68     		ldr	r2, [r7, #12]
 17152 0022 7B68     		ldr	r3, [r7, #4]
 17153 0024 42EA0303 		orr	r3, r2, r3
 17154 0028 FB60     		str	r3, [r7, #12]
 210:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 17155              		.loc 1 211 0
 17156 002a 0D4B     		ldr	r3, .L19
 17157 002c FA68     		ldr	r2, [r7, #12]
 17158 002e 1A60     		str	r2, [r3, #0]
 212:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 17159              		.loc 1 213 0
 17160 0030 0C4B     		ldr	r3, .L19+4
 17161 0032 0C4A     		ldr	r2, .L19+4
 17162 0034 1269     		ldr	r2, [r2, #16]
 17163 0036 42F00402 		orr	r2, r2, #4
 17164 003a 1A61     		str	r2, [r3, #16]
 214:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 215:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 17165              		.loc 1 216 0
 17166 003c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17167 003e 012B     		cmp	r3, #1
 17168 0040 02D1     		bne	.L17
 217:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   {   
 218:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     __WFI();
 17169              		.loc 1 219 0
 17170 0042 FFF7FEFF 		bl	__WFI
 17171 0046 01E0     		b	.L18
 17172              	.L17:
 220:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 221:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   else
 222:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 223:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     __WFE();
 17173              		.loc 1 224 0
 17174 0048 FFF7FEFF 		bl	__WFE
 17175              	.L18:
 225:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 226:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 227:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 17176              		.loc 1 228 0
 17177 004c 054B     		ldr	r3, .L19+4
 17178 004e 054A     		ldr	r2, .L19+4
 17179 0050 1269     		ldr	r2, [r2, #16]
 17180 0052 22F00402 		bic	r2, r2, #4
 17181 0056 1A61     		str	r2, [r3, #16]
 229:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17182              		.loc 1 229 0
 17183 0058 07F11007 		add	r7, r7, #16
 17184 005c BD46     		mov	sp, r7
 17185 005e 80BD     		pop	{r7, pc}
 17186              	.L20:
 17187              		.align	2
 17188              	.L19:
 17189 0060 00700040 		.word	1073770496
 17190 0064 00ED00E0 		.word	-536810240
 17191              		.cfi_endproc
 17192              	.LFE34:
 17194              		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 17195              		.align	2
 17196              		.global	PWR_EnterSTANDBYMode
 17197              		.thumb
 17198              		.thumb_func
 17200              	PWR_EnterSTANDBYMode:
 17201              	.LFB35:
 230:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 231:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 232:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  None
 234:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 235:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 236:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17202              		.loc 1 237 0
 17203              		.cfi_startproc
 17204              		@ args = 0, pretend = 0, frame = 0
 17205              		@ frame_needed = 1, uses_anonymous_args = 0
 17206 0000 80B5     		push	{r7, lr}
 17207              	.LCFI21:
 17208              		.cfi_def_cfa_offset 8
 17209 0002 00AF     		add	r7, sp, #0
 17210              		.cfi_offset 14, -4
 17211              		.cfi_offset 7, -8
 17212              	.LCFI22:
 17213              		.cfi_def_cfa_register 7
 238:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 17214              		.loc 1 239 0
 17215 0004 0A4B     		ldr	r3, .L22
 17216 0006 0A4A     		ldr	r2, .L22
 17217 0008 1268     		ldr	r2, [r2, #0]
 17218 000a 42F00402 		orr	r2, r2, #4
 17219 000e 1A60     		str	r2, [r3, #0]
 240:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 17220              		.loc 1 241 0
 17221 0010 074B     		ldr	r3, .L22
 17222 0012 074A     		ldr	r2, .L22
 17223 0014 1268     		ldr	r2, [r2, #0]
 17224 0016 42F00202 		orr	r2, r2, #2
 17225 001a 1A60     		str	r2, [r3, #0]
 242:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 17226              		.loc 1 243 0
 17227 001c 054B     		ldr	r3, .L22+4
 17228 001e 054A     		ldr	r2, .L22+4
 17229 0020 1269     		ldr	r2, [r2, #16]
 17230 0022 42F00402 		orr	r2, r2, #4
 17231 0026 1A61     		str	r2, [r3, #16]
 244:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   __force_stores();
 247:../StdPeripheralDriver/src/stm32f10x_pwr.c **** #endif
 248:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   __WFI();
 17232              		.loc 1 249 0
 17233 0028 FFF7FEFF 		bl	__WFI
 250:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17234              		.loc 1 250 0
 17235 002c 80BD     		pop	{r7, pc}
 17236              	.L23:
 17237 002e 00BF     		.align	2
 17238              	.L22:
 17239 0030 00700040 		.word	1073770496
 17240 0034 00ED00E0 		.word	-536810240
 17241              		.cfi_endproc
 17242              	.LFE35:
 17244              		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 17245              		.align	2
 17246              		.global	PWR_GetFlagStatus
 17247              		.thumb
 17248              		.thumb_func
 17250              	PWR_GetFlagStatus:
 17251              	.LFB36:
 251:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 252:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 253:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 261:../StdPeripheralDriver/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17252              		.loc 1 262 0
 17253              		.cfi_startproc
 17254              		@ args = 0, pretend = 0, frame = 16
 17255              		@ frame_needed = 1, uses_anonymous_args = 0
 17256              		@ link register save eliminated.
 17257 0000 80B4     		push	{r7}
 17258              	.LCFI23:
 17259              		.cfi_def_cfa_offset 4
 17260 0002 85B0     		sub	sp, sp, #20
 17261              	.LCFI24:
 17262              		.cfi_def_cfa_offset 24
 17263 0004 00AF     		add	r7, sp, #0
 17264              		.cfi_offset 7, -4
 17265              	.LCFI25:
 17266              		.cfi_def_cfa_register 7
 17267 0006 7860     		str	r0, [r7, #4]
 263:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 17268              		.loc 1 263 0
 17269 0008 4FF00003 		mov	r3, #0
 17270 000c FB73     		strb	r3, [r7, #15]
 264:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 266:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 267:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 17271              		.loc 1 267 0
 17272 000e 0A4B     		ldr	r3, .L27
 17273 0010 5A68     		ldr	r2, [r3, #4]
 17274 0012 7B68     		ldr	r3, [r7, #4]
 17275 0014 02EA0303 		and	r3, r2, r3
 17276 0018 002B     		cmp	r3, #0
 17277 001a 03D0     		beq	.L25
 268:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 269:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     bitstatus = SET;
 17278              		.loc 1 269 0
 17279 001c 4FF00103 		mov	r3, #1
 17280 0020 FB73     		strb	r3, [r7, #15]
 17281 0022 02E0     		b	.L26
 17282              	.L25:
 270:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 271:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   else
 272:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 273:../StdPeripheralDriver/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 17283              		.loc 1 273 0
 17284 0024 4FF00003 		mov	r3, #0
 17285 0028 FB73     		strb	r3, [r7, #15]
 17286              	.L26:
 274:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 275:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   return bitstatus;
 17287              		.loc 1 276 0
 17288 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 277:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17289              		.loc 1 277 0
 17290 002c 1846     		mov	r0, r3
 17291 002e 07F11407 		add	r7, r7, #20
 17292 0032 BD46     		mov	sp, r7
 17293 0034 80BC     		pop	{r7}
 17294 0036 7047     		bx	lr
 17295              	.L28:
 17296              		.align	2
 17297              	.L27:
 17298 0038 00700040 		.word	1073770496
 17299              		.cfi_endproc
 17300              	.LFE36:
 17302              		.section	.text.PWR_ClearFlag,"ax",%progbits
 17303              		.align	2
 17304              		.global	PWR_ClearFlag
 17305              		.thumb
 17306              		.thumb_func
 17308              	PWR_ClearFlag:
 17309              	.LFB37:
 278:../StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 279:../StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 280:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 286:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 287:../StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:../StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 17310              		.loc 1 288 0
 17311              		.cfi_startproc
 17312              		@ args = 0, pretend = 0, frame = 8
 17313              		@ frame_needed = 1, uses_anonymous_args = 0
 17314              		@ link register save eliminated.
 17315 0000 80B4     		push	{r7}
 17316              	.LCFI26:
 17317              		.cfi_def_cfa_offset 4
 17318 0002 83B0     		sub	sp, sp, #12
 17319              	.LCFI27:
 17320              		.cfi_def_cfa_offset 16
 17321 0004 00AF     		add	r7, sp, #0
 17322              		.cfi_offset 7, -4
 17323              	.LCFI28:
 17324              		.cfi_def_cfa_register 7
 17325 0006 7860     		str	r0, [r7, #4]
 289:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 291:../StdPeripheralDriver/src/stm32f10x_pwr.c ****          
 292:../StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 17326              		.loc 1 292 0
 17327 0008 064B     		ldr	r3, .L30
 17328 000a 064A     		ldr	r2, .L30
 17329 000c 1168     		ldr	r1, [r2, #0]
 17330 000e 7A68     		ldr	r2, [r7, #4]
 17331 0010 4FEA8202 		lsl	r2, r2, #2
 17332 0014 41EA0202 		orr	r2, r1, r2
 17333 0018 1A60     		str	r2, [r3, #0]
 293:../StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 17334              		.loc 1 293 0
 17335 001a 07F10C07 		add	r7, r7, #12
 17336 001e BD46     		mov	sp, r7
 17337 0020 80BC     		pop	{r7}
 17338 0022 7047     		bx	lr
 17339              	.L31:
 17340              		.align	2
 17341              	.L30:
 17342 0024 00700040 		.word	1073770496
 17343              		.cfi_endproc
 17344              	.LFE37:
 17346              		.text
 17347              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
     /tmp/ccznPORl.s:16842  .text.__WFI:00000000 $t
     /tmp/ccznPORl.s:16846  .text.__WFI:00000000 __WFI
     /tmp/ccznPORl.s:16872  .text.__WFE:00000000 $t
     /tmp/ccznPORl.s:16876  .text.__WFE:00000000 __WFE
     /tmp/ccznPORl.s:16902  .text.PWR_DeInit:00000000 $t
     /tmp/ccznPORl.s:16907  .text.PWR_DeInit:00000000 PWR_DeInit
     /tmp/ccznPORl.s:16935  .text.PWR_BackupAccessCmd:00000000 $t
     /tmp/ccznPORl.s:16940  .text.PWR_BackupAccessCmd:00000000 PWR_BackupAccessCmd
     /tmp/ccznPORl.s:16971  .text.PWR_BackupAccessCmd:0000001c $d
     /tmp/ccznPORl.s:16976  .text.PWR_PVDCmd:00000000 $t
     /tmp/ccznPORl.s:16981  .text.PWR_PVDCmd:00000000 PWR_PVDCmd
     /tmp/ccznPORl.s:17012  .text.PWR_PVDCmd:0000001c $d
     /tmp/ccznPORl.s:17017  .text.PWR_PVDLevelConfig:00000000 $t
     /tmp/ccznPORl.s:17022  .text.PWR_PVDLevelConfig:00000000 PWR_PVDLevelConfig
     /tmp/ccznPORl.s:17068  .text.PWR_PVDLevelConfig:00000038 $d
     /tmp/ccznPORl.s:17073  .text.PWR_WakeUpPinCmd:00000000 $t
     /tmp/ccznPORl.s:17078  .text.PWR_WakeUpPinCmd:00000000 PWR_WakeUpPinCmd
     /tmp/ccznPORl.s:17109  .text.PWR_WakeUpPinCmd:0000001c $d
     /tmp/ccznPORl.s:17114  .text.PWR_EnterSTOPMode:00000000 $t
     /tmp/ccznPORl.s:17119  .text.PWR_EnterSTOPMode:00000000 PWR_EnterSTOPMode
     /tmp/ccznPORl.s:17189  .text.PWR_EnterSTOPMode:00000060 $d
     /tmp/ccznPORl.s:17195  .text.PWR_EnterSTANDBYMode:00000000 $t
     /tmp/ccznPORl.s:17200  .text.PWR_EnterSTANDBYMode:00000000 PWR_EnterSTANDBYMode
     /tmp/ccznPORl.s:17239  .text.PWR_EnterSTANDBYMode:00000030 $d
     /tmp/ccznPORl.s:17245  .text.PWR_GetFlagStatus:00000000 $t
     /tmp/ccznPORl.s:17250  .text.PWR_GetFlagStatus:00000000 PWR_GetFlagStatus
     /tmp/ccznPORl.s:17298  .text.PWR_GetFlagStatus:00000038 $d
     /tmp/ccznPORl.s:17303  .text.PWR_ClearFlag:00000000 $t
     /tmp/ccznPORl.s:17308  .text.PWR_ClearFlag:00000000 PWR_ClearFlag
     /tmp/ccznPORl.s:17342  .text.PWR_ClearFlag:00000024 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
