@inproceedings{DBLP:conf/tacas/ClarkeKL04,
  author    = {Edmund M. Clarke and
               Daniel Kroening and
               Flavio Lerda},
  title     = {A Tool for Checking {ANSI-C} Programs},
  booktitle = {TACAS},
  pages     = {168--176},
  year      = {2004}
}

@inproceedings{CK03,
  AUTHOR    = { Clarke, Edmund
                and Kroening, Daniel },
  TITLE     = { Hardware Verification using {ANSI-C} Programs as a Reference },
  BOOKTITLE = { ASP-DAC },
  YEAR      = { 2003 },
  PUBLISHER = { IEEE },
  PAGES     = { 308--311 },
}

@inproceedings{z32008,
  author = {De Moura, Leonardo and Bj{\o}rner, Nikolaj},
 title = {Z3: An Efficient {SMT} Solver},
 booktitle = {TACAS},
 year = {2008},
 pages = {337--340},
 publisher = {Springer}
} 

@inproceedings{DBLP:conf/charme/ClarkeFRRST99,
  author    = {Edmund M. Clarke and
      Masahiro Fujita and
      Sreeranga P. Rajan and
      Thomas W. Reps and
      Subash Shankar and
      Tim Teitelbaum},
  title = {Program Slicing of Hardware Description Languages},
  booktitle = {CHARME},
  pages =  {298--312},
  year = {1999}
}

@inproceedings{DBLP:conf/sat/EenB05,
  author    = {Niklas E{\'{e}}n and
               Armin Biere},
  title     = {Effective Preprocessing in {SAT} Through Variable and Clause Elimination},
  booktitle = {SAT},
  pages     = {61--75},
  year      = {2005}
}

@inproceedings{codes14,
  author    = {Sunha Ahn and Sharad Malik},
  title     = {Automated firmware testing using firmware-hardware interaction patterns},
  booktitle = {CODES+ISSS},
  pages     = {1--25},
  year      = {2014}
}

@inproceedings{tacas08,
  author    = {Akash Lal and
    Tayssir Touili and
      Nicholas Kidd and
      Thomas W. Reps},
  title     = {Interprocedural Analysis of Concurrent Programs Under a Context Bound},
  booktitle = {TACAS},
  pages = {282--298},
  year = {2008}
}

@inproceedings{popl05,
  author    = {Cormac Flanagan and Patrice Godefroid},
  title     = {Dynamic partial-order reduction for model checking software},
  booktitle = {POPL},
  pages     = {110--121},
  year      = {2005}
}


@inproceedings{tlm,
   author = {A. Rose and
             S. Swan and 
             J. Pierce and
             J.M. Fernandez },
   title = {Transaction Level Modeling in {SystemC}},
   booktitle = {Open SystemC Initiative},
   year   = {2005},
}

@INPROCEEDINGS{mcbmq,
author={Y. Mahajan and C. Chan and A. Bayazit and S. Malik and W. Qin},
booktitle={MEMOCODE},
title={Verification Driven Formal Architecture and Microarchitecture Modeling},
year={2007},
pages={123-132}}

@book{coverif-book,
  author = { Jason Andrews },
  title  = { Co-verification of Hardware and Software for ARM SoC Design },
  publisher = { Elsevier },
  year = { 2004 }
}


@book{tlm-book,
  author = { F. Ghenassia },
  title  = { Transaction-level modeling with SystemC: TLM concepts and
  applications },
  publisher = { Springer },
  year = { 2005 },
}

@inproceedings{hvc,
  author    = {Sunha Ahn and Sharad Malik},
  title     = {Modeling Firmware as Service Functions and Its
    Application to Test Generation},
  booktitle = {HVC},
  pages     =  {61--77},
  year    = {2013}
}

@inproceedings{codes15,
  author    = {Sunha Ahn and
               Sharad Malik and
               Aarti Gupta},
  title     = {Completeness bounds and sequentialization for model checking of
      interacting firmware and hardware},
  booktitle = {CODES+ISSS},
  pages   =  {202--211},
  year =  {2015}
}

@inproceedings{fase10,
  author    = {Juncao Li and
    Fei Xie and
      Thomas Ball and
      Vladimir Levin and
      Con McGarvey},
  title     = {An Automata-Theoretic Approach to Hardware/Software Co-verification},
  booktitle = {FASE},
  pages = {248--262},
  year =  {2010}
}

@inproceedings{cav10,
  author    = {Juncao Li and
               Fei Xie and
               Thomas Ball and
               Vladimir Levin},
  title     = {Efficient Reachability Analysis of
      B{\"{u}}chi Pushdown Systems for Hardware/Software Co-verification},
  booktitle = {CAV},
  pages =  {339--353},
  year  =  {2010}
}

@inproceedings{fmcad13,
  author    = {Alex Horn and
    Michael Tautschnig and
      Celina G. Val and
      Lihao Liang and
      Tom Melham and
      Jim
      Grundy
      and
      Daniel
      Kroening},
  title =    {Formal co-validation of low-level hardware/software interfaces},
  booktitle = {FMCAD},
  pages =  {121--128},
  year  =  {2013}
}

@inproceedings{memocode06,
 author = {Fei Xie and Guowu Yang and Xiaoyu Song},
 title = {Component-Based Hardware/Software Co-Verification},
 booktitle = {MEMOCODE},
 pages = {27--36},
 year = {2006}
}


@inproceedings{simulator,
   author = {A. Koelbl and
             J. H. Kukula and 
             R. Damiano},
   title = {Symbolic {RTL} simulation},
   booktitle = {DAC},
   pages  = {47--50}, 
   year   = {2001},
}

@book{simfv,
  author = { R.B. Jones },
  title  = { Applications of Symbolic Simulation to the Formal Verification of
  Microprocessors},
  publisher = { PhD thesis, Stanford University},
  year = { 1999 }
}

@inproceedings{DBLP:conf/dac/Bryant90,
  author    = {Randal E. Bryant},
  title     = {Symbolic Simulation - Techniques and Applications},
  booktitle = {DAC},
  pages     = {517--521},
  year      = {1990}
}

@book{sobha_thesis, 
 author = {S. Vasudevan},
 title = {High Level Static Analysis of System Descriptions for Taming
 Verification Complexity},
 booktitle= { PhD thesis, The University of Texas at Austin}, 
 year = {2007}
}

@article{siva,
  author    = {Malay K. Ganai and
               Praveen Yalagandula and
               Adnan Aziz and
               Andreas Kuehlmann and
               Vigyan Singhal},
  title     =  {{SIVA:} {A} System for Coverage-Directed State Space Search},
  journal   =  {J. Electronic Testing},
  volume    =  {17},
  number    = {1},
  pages     = {11--27},
  year      = {2001}
}

@inproceedings{DBLP:conf/pldi/KuznetsovKBC12,
  author    = {Volodymyr Kuznetsov and
    Johannes Kinder and
      Stefan Bucur and
      George Candea},
  title     = {Efficient state
    merging in symbolic execution},
  booktitle = {PLDI},
  pages     = {193--204},
  year      = {2012},
}

@article{DBLP:journals/tissec/CadarGPDE08,
  author    = {Cristian Cadar and
             Vijay Ganesh and
      Peter M. Pawlowski and
      David L. Dill and
      Dawson R. Engler},
  title     = {{EXE:} Automatically Generating Inputs of Death},
  journal   =  {{ACM} Trans. Inf. Syst. Secur.},
  volume    =  {12},
  number    = {2},
  year    = {2008}
}

@inproceedings{icse81,
  author = {Weiser, Mark},
  title = {Program Slicing},
  booktitle = {ICSE},
  year = {1981},
  pages = {439--449},
  publisher = {IEEE},
} 

@inproceedings{DBLP:conf/fmcad/SubramanyanVRM15,
  author    = {Pramod Subramanyan and
               Yakir Vizel and
               Sayak Ray and
               Sharad Malik},
  title     = {Template-based Synthesis of Instruction-Level Abstractions for {SoC} Verification},
  booktitle = {FMCAD}, 
  pages     = {160--167},
  year      = {2015},
}

@inproceedings{DBLP:conf/hldvt/LiuV09,
  author    = {Lingyi Liu and Shobha Vasudevan},
  title     = {{STAR}: Generating input vectors for design validation by static analysis of {RTL}},
  booktitle = {HLDVT},
  pages     = {32--37},
  year      = {2009}
}

@article{DBLP:journals/tse/Clarke76,
  author    = {Lori A. Clarke},
  title     = {A System to Generate Test Data and Symbolically Execute
    Programs},
  journal   = {IEEE Trans. Software Eng.},
  volume    = {2},
  number    = {3},
  pages     = {215--222},
  year      = {1976},
}

@inproceedings{DBLP:conf/pldi/GodefroidKS05,
  author    = {Patrice Godefroid and
    Nils Klarlund and
      Koushik Sen},
  title     = {{DART:} directed automated random testing},
  booktitle = {PLDI},
  pages     = {213--223},
  year      = {2005}
}


@inproceedings{DBLP:conf/fmics/SlabyST12,
  author    = {Jiri Slaby and
    Jan Strejcek and
      Marek Trt{\'{\i}}k},
  title     = {Checking Properties Described by State Machines: On Synergy of Instrumentation,
    Slicing, and Symbolic Execution},
  booktitle = {FMICS},
  pages     = {207--221},
  year      = {2012},
}

@inproceedings{DBLP:conf/atva/SlabyST13,
  author    = {Jiri Slaby and
               Jan Strejcek and
               Marek Trt{\'{\i}}k},
  title     = {Compact Symbolic Execution},
  booktitle = {ATVA},
  pages     = {193--207},
  year      = {2013}
}

@inproceedings{abc,
  author    = {Robert K. Brayton and
               Alan Mishchenko},
  title     = {{ABC:} An Academic Industrial-Strength Verification Tool},
  booktitle = {CAV},
  pages     = {24--40},
  year      = {2010}
}


@inproceedings{kiki,
  author    = {Martin Brian and
               Saurabh Joshi and
               Daniel Kroening and
               Peter Schrammel},
  title     = {Safety Verification and Refutation by k-Invariants and k-Induction},
  booktitle = {SAS},
  pages     = {145--161},
  year      = {2015},
}

@inproceedings{ic3,
  author    = {Aaron R. Bradley},
  title     = {Understanding {IC3}},
  booktitle = {SAT},
  pages     = {1--14},
  year      = {2012},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{andreas,
  author    = {Tobias Welp and
               Andreas Kuehlmann},
  title     = {Property directed invariant refinement for program verification},
  booktitle = {DATE},
  pages     = {1--6},
  year      = {2014},
}

@inproceedings{vis,
  author    = {Robert K. Brayton and
               Gary D. Hachtel and
               A.Vincentelli and
               F. Somenzi and
               A. Aziz and
               S. Cheng and
               S. A. Edwards and
               S. P. Khatri and
               Y. Kukimoto and
               A. Pardo and
               S. Qadeer and
               R.K. Ranjan and
               S. Sarwary and
               T. R. Shiple and
               G. Swamy and
               T. Villa},
  title     = {{VIS:} {A} System for Verification and Synthesis},
  booktitle = {CAV},
  pages     = {428--432},
  year      = {1996}
}


@article{polig2014micro,
  title={Giving Text Analytics a Boost},
  author={Polig, Raphael and Atasu, Kubilay and Chiticariu, Laura and Hagleitner, Christoph and Hofstee, H Peter and Reiss, Frederick R and Zhu, Huaiyu and Sitaridi, Eva},
  journal={Micro},
  volume={34},
  number={4},
  pages={6--14},
  year={2014},
}

@inproceedings{polig2014fpl,
  title={Compiling text analytics queries to {FPGA}s},
  author={Polig, Raphael and Atasu, Kubilay and Giefers, Heiner and Chiticariu, Laura},
  booktitle={FPL},
  pages={1--6},
  year={2014},
}
@inproceedings{giefers2015accelerating,
  title={Accelerating arithmetic kernels with coherent attached {FPGA} coprocessors},
  author={Giefers, Heiner and Polig, Raphael and Hagleitner, Christoph},
  booktitle={DATE},
  pages={1072--1077},
  year={2015}
}

@inproceedings{mkm2015,
  AUTHOR    = { Mukherjee, Rajdeep
                and Kroening, Daniel
                and Melham, Tom },
  TITLE     = { Hardware Verification using Software Analyzers },
  BOOKTITLE = { ISVLSI },
  YEAR      = { 2015 }
}

@inproceedings{mskm2016,
  AUTHOR    = { Mukherjee, Rajdeep
                and Schrammel, Peter 
                and Kroening, Daniel
                and Melham, Tom },
  TITLE     = { Unbounded Safety Verification for Hardware Using Software Analyzers },
  BOOKTITLE = { DATE },
  YEAR      = { 2016 }
}

@inproceedings{mtk2016,
  AUTHOR    = { Mukherjee, Rajdeep
                and Tautschnig, Michael
                and Kroening, Daniel },
  TITLE     = { v2c -- A {Verilog} to {C} Translator },
  BOOKTITLE = { TACAS },
  YEAR      = { 2016 },
  PUBLISHER = { Springer },
  SERIES    = { LNCS },
}

@inproceedings{uclid,
  author    = {Shuvendu K. Lahiri and
               Sanjit A. Seshia},
  title     = {The {UCLID} Decision Procedure},
  booktitle = {CAV},
  pages     = {475--478},
  year      = {2004}
}

@inproceedings{mkms15,
  AUTHOR    = { Mukherjee, Rajdeep
                and Kroening, Daniel
                and Melham, Tom
                and Srivas, Mandayam },
  TITLE     = { Equivalence Checking Using Trace Partitioning },
  BOOKTITLE = { IEEE Computer Society Annual Symposium on VLSI },
  YEAR      = { 2015 },
  PUBLISHER = { IEEE },
}

@inproceedings{supratik,
  author    = {S. Chakraborty and
               Z. Khasidashvili and
               C. H. Seger and
               R. Gajavelly and
               T. Haldankar and
               D. Chhatani and
               R. Mistry},
  title     = {Word-Level Symbolic Trajectory Evaluation},
  booktitle = {CAV},
  pages     = {128--143},
  year      = {2015}
}

@inproceedings{ken,
  author    = {Kenneth L. McMillan},
  title     = {Interpolation and SAT-Based Model Checking},
  booktitle = {CAV},
  pages     = {1--13},
  year      = {2003}
}

@inproceedings{word-term,
  author    = {Daniel Kroening and
               Sanjit A. Seshia},
  title     = {Formal verification at higher levels of abstraction},
  booktitle = {ICCAD},
  pages     = {572--578},
  year      = {2007}
}

@inproceedings{himanshu,
  author    = {Himanshu Jain and
               Daniel Kroening and
               Natasha Sharygina and
               Edmund M. Clarke},
  title     = {Word level predicate abstraction and refinement for verifying {RTL}
               verilog},
  booktitle = {DAC},
  pages     = {445--450},
  year      = {2005}
}

@inproceedings{word-interpolant,
  author    = {Daniel Kroening and
               Georg Weissenbacher},
  title     = {Lifting Propositional Interpolants to the Word-Level},
  booktitle = {FMCAD},
  pages     = {85--89},
  year      = {2007}
}

@inproceedings{wolfram,
  author    = {A. S{\"{u}}lflow and
               U. K{\"{u}}hne and
               G. Fey and
               D. Gro{\ss}e and
               Rolf Drechsler},
  title     = {{WoLFram} -- {A} Word Level Framework for Formal Verification},
  booktitle = {RSP},
  pages     = {11--17},
  year      = {2009}
}

@inproceedings{pdr,
 author = {Een, Niklas and Mishchenko, Alan and Brayton, Robert},
 title = {Efficient Implementation of Property Directed Reachability},
 booktitle = {FMCAD},
 year = {2011},
 pages = {125--134},
 numpages = {10}
} 

@inproceedings{swic3,
  author    = {Alessandro Cimatti and
               Alberto Griggio},
  title     = {Software Model Checking via {IC3}},
  booktitle = {CAV},
  pages     = {277--293},
  year      = {2012}
}

@inproceedings{word-bmc,
  author    = {Per Bjesse},
  title     = {A Practical Approach to Word Level Model Checking of Industrial Netlists},
  booktitle = {CAV},
  pages     = {446--458},
  year      = {2008}
}

@inproceedings{hkc,
  author    = {Edmund M. Clarke and
               Anubhav Gupta and
               Himanshu Jain and
               Helmut Veith},
  title     = {Model Checking: Back and Forth between Hardware and Software},
  booktitle = {VSTTE},
  series    = {LNCS},
  pages     = {251--255},
  volume    = {4171},
  publisher = {Springer},
  year      = {2008},
}

@article{biere,
  author    = {Armin Biere and
               Alessandro Cimatti and
               Edmund M. Clarke and
               Ofer Strichman and
               Yunshan Zhu},
  title     = {Bounded model checking},
  journal   = {Advances in Computers},
  volume    = {58},
  year      = {2003},
  pages     = {117-148}
}

@inproceedings{CKY03,
  title = "Behavioral Consistency of {C} and {Verilog} Programs Using Bounded Model Checking",
  author = "Kroening, Daniel and Clarke, Edmund and Yorav, Karen",
  year = "2003",
  booktitle = "DAC",
  pages = "368--371",
}

@book{soc-keating,
  title = "The Simple Art of SoC Design",
  author = "M. Keating",
  year = "2011",
  publisher = "Springer",
  isbn = "978-1-4419-8585-9"
}

@book{SVA,
	title = "A Practical Introduction to PSL",
	author = "Cindy Eisner and Dana Fisman",
	year = "2006",
	publisher = "Springer",
	isbn =  "978-0-387-36123-9"
}

@book{cdcl,
	title = "Handbook of Satisfiability",
	author = "Biere, A. and Heule, M. and Van Maaren, H. and Walsh, T.",
	year = "2009",
	publisher = "IOS press",
	isbn = "978-1-58603-929-5"
}

@inproceedings{DBLP:conf/lpar/AndrausLS08,
  author    = {Zaher S. Andraus and
               Mark H. Liffiton and
               Karem A. Sakallah},
  title     = {{Reveal}: {A} Formal Verification Tool for {Verilog} Designs},
  booktitle = {LPAR},
  pages     = {343--352},
  year      = {2008},
  bibsource = {dblp computer science bibliography, http://dblp.org},
  series    = {LNCS},
  Volume    = {5330},
  publisher = {Springer},
}

@article{DBLP:journals/corr/abs-cs-0701193,
  author    = {Bruno Blanchet and
               Patrick Cousot and
               Radhia Cousot and
               J{\'{e}}r{\^{o}}me Feret and
               Laurent Mauborgne and
               Antoine Min{\'{e}} and
               David Monniaux and
               Xavier Rival},
  title     = {A Static Analyzer for Large Safety-Critical Software},
  journal   = {CoRR},
  volume    = {abs/cs/0701193},
  year      = {2007},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/pldi/BlanchetCCFMMMR03,
  author    = {Bruno Blanchet and
               Patrick Cousot and
               Radhia Cousot and
               J{\'{e}}r{\^{o}}me Feret and
               Laurent Mauborgne and
               Antoine Min{\'{e}} and
               David Monniaux and
               Xavier Rival},
  title     = {A static analyzer for large safety-critical software},
  pages     = {196--207},
  year      = {2003},
  booktitle = {Programming Language Design and Implementation (PLDI)},
  publisher = {{ACM}},
  isbn      = {1-58113-662-5},
}

@inproceedings{DBLP:conf/popl/BallR02,
  author    = {Thomas Ball and
               Sriram K. Rajamani},
  title     = {The {SLAM} project: debugging system software via static analysis},
  booktitle = {POPL},
  pages     = {1--3},
  year      = {2002},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/sttt/BeyerHJM07,
  author    = {Dirk Beyer and
               Thomas A. Henzinger and
               Ranjit Jhala and
               Rupak Majumdar},
  title     = {The software model checker \textsc{Blast}},
  journal   = {{STTT}},
  volume    = {9},
  number    = {5-6},
  pages     = {505--525},
  year      = {2007},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
{\"{o}}

@inproceedings{impara,
  author    = {Bj{\"{o}}rn Wachter and
               Daniel Kroening and
               Jo{\"{e}}l Ouaknine},
  title     = {Verifying Multi-threaded Software with Impact},
  booktitle = {FMCAD},
  pages     = {210-217},
  year      = {2013},
}

@inproceedings{vijay,
  author    = {Vijay D'Silva and
               Daniel Kroening},
  title     = {Abstraction of Syntax},
  booktitle = {VMCAI},
  pages     = {396-413},
  year      = {2013},
}


@misc{slec,
note={\url{http://calypto.com/en/products/slec/}}}


@misc{cbmc,
note={\url{http://www.cprover.org/cbmc/}}}

@inproceedings{cbmc.tacas:2004,
  AUTHOR    = { Clarke, Edmund and Kroening, Daniel and Lerda, Flavio},
  TITLE     = { A Tool for Checking {ANSI-C} Programs },
  BOOKTITLE = { TACAS },
  YEAR      = { 2004 },
  PUBLISHER = { Springer },
  series    = { LNCS },
  PAGES     = { 168--176 }
}




@inproceedings{DBLP:conf/iccd/YangS01,
  author    = {Jin Yang and
               Carl{-}Johan H. Seger},
  title     = {Introduction to Generalized Symbolic Trajectory Evaluation},
  booktitle = { International Conference on Computer Design (ICCD) },
  pages     = {360--367},
  publisher = { IEEE },
  year      = {2001},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/mtv/SunkariCVM07,
  author    = {Sasidhar Sunkari and
               Supratik Chakraborty and
               Vivekananda M. Vedula and
               Kailasnath Maneparambil},
  title     = {A Scalable Symbolic Simulator for {Verilog} {RTL}},
  booktitle = {MTV},
  pages     = {51--59},
  year      = {2007},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/osdi/CadarDE08,
  author    = {Cristian Cadar and
               Daniel Dunbar and
               Dawson R. Engler},
  title     = {{KLEE:} Unassisted and Automatic Generation of High-Coverage Tests
               for Complex Systems Programs},
  booktitle = {OSDI},
  publisher = {USENIX},
  pages     = {209--224},
  year      = {2008},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@misc{AIG,
note={\url{http://fmv.jku.at/aiger/FORMAT-20070427.pdf}}}

@misc{PSL,
note={\url{http://www.eda.org/vfv/docs/PSL-v1.1.pdf}}}

@misc{ebmc,
note={\url{http://www.cprover.org/ebmc/}}}

@inproceedings{DBLP:conf/glvlsi/LiuV13,
  author    = {Lingyi Liu and Shobha Vasudevan},
  title     = {Scaling {RTL} property checking using feasible path analysisand decomposition},
  booktitle = {GLSVLSI},
  pages     = {173--178},
  year      = {2013},
}

@article{DBLP:journals/todaes/LiuV14,
  author    = {Lingyi Liu and
               Shobha Vasudevan},
  title     = {Scaling Input Stimulus Generation through Hybrid Static and Dynamic
               Analysis of {RTL}},
  journal   = {ACM TODAES},
  volume    = {20},
  number    = {1},
  pages     = {4:1--4:33},
  year      = {2014},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{King:1976:SEP:360248.360252,
 author = {King, James C.},
 title = {Symbolic Execution and Program Testing},
 journal = {Commun. ACM},
 issue_date = {July 1976},
 volume = {19},
 number = {7},
 year = {1976},
 pages = {385--394},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@misc{synopsys,
note={\url{http://www.synopsys.com/Tools/Verification/FunctionalVerification/Pages/HECTOR.aspx}}}

@misc{cadence,
note={\url{http://www.cadence.com/products/fv/Pages/default.aspx}}}

@inproceedings{DBLP:conf/emsoft/Cousot07,
  author    = {Patrick Cousot},
  title     = {Proving the absence of run-time errors in safety-critical avionics
               code},
  booktitle = {EMSOFT},
  pages     = {7--9},
  year      = {2007},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{vlsid13,
  author    = {Rajdeep Mukherjee and
               Pallab Dasgupta and
               Ajit Pal and
               Subhankar Mukherjee},
  title     = {Formal Verification of Hardware/Software Power Management Strategies},
  booktitle = {{VLSI}},
  year      = {2013},
  pages     = {326--331},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{fmsd02,
  author    = {Robert P. Kurshan and
    Vladimir Levin and
      Marius Minea and
      Doron A. Peled and
      H{\"{u}}sn{\"{u}}
    Yenig{\"{u}}n},
      title     = {Combining Software and Hardware Verification Techniques},
      journal  = {FMSD},
      volume   = {21},
      number = {3},
      pages =  {251--280},
      year =   {2002}
}

@inproceedings{emsoft07,
  author    = {David Monniaux},
  title     = {Verification of device drivers and intelligent controllers: a case study},
  booktitle = {EMSOFT},
  pages     = {30--36},
  year      = {2007}
}

@article{satrajit,
  author    = {Satrajit Chatterjee and
               Michael Kishinevsky},
  title     = {Automatic generation of inductive invariants from high-level microarchitectural
               models of communication fabrics},
  journal   = {Formal Methods in System Design},
  volume    = {40},
  number    = {2},
  pages     = {147--169},
  year      = {2012}
}

@inproceedings{co-ver,
 author = {Li, Juncao and Xie, Fei and Ball, Thomas and Levin, Vladimir},
 title = {Efficient Reachability Analysis of {B{\"u}chi} Pushdown Systems for Hardware/Software Co-verification},
 booktitle = {{CAV}},
 year = {2010},
 pages = {339--353},
 publisher = {Springer},
}

@inproceedings{Clarke:2003:HVU:1119772.1119831,
 author = {Clarke, Edmund and Kroening, Daniel},
 title = {Hardware Verification Using {ANSI-C} Programs As a Reference},
 booktitle = {Proceedings of the 2003 Asia and South Pacific Design Automation Conference},
 series = {ASP-DAC},
 year = {2003},
 pages = {308--311},
 publisher = {ACM},
}

@inproceedings{DBLP:conf/date/KoelblJJP09,
  author    = {Alfred K{\"{o}}lbl and
               Reily Jacoby and
               Himanshu Jain and
               Carl Pixley},
  title     = {Solver technology for system-level to {RTL} equivalence checking},
  booktitle = {DATE},
  pages     = {196--201},
  publisher = {IEEE},
  year      = {2009}
}

@inproceedings{DBLP:conf/cav/Fujita96,
  author    = {Masahiro Fujita},
  title     = {Verification of Arithmetic Circuits by Comparing Two Similar Circuits},
  booktitle = {CAV},
  volume    = {1102},
  pages     = {159--168},
  publisher = {Springer},
  year      = {1996}
}

@inproceedings{DBLP:conf/aspdac/XueCS13,
  author    = {Bin Xue and
               Prosenjit Chatterjee and
               Sandeep K. Shukla},
  title     = {Simplification of {C-RTL} equivalent checking for fused multiply add
               unit using intermediate models},
  booktitle = {ASP-DAC},
  pages     = {723--728},
  publisher = {IEEE},
  year      = {2013}
}

@book{decision_procedures,
  author = { Kroening, Daniel and Strichman, Ofer },
  title  = { Decision Procedures },
  publisher = { Springer },
  year = { 2008 },
}

@inproceedings{DBLP:conf/dac/JainKSC05,
  author    = {Himanshu Jain and
               Daniel Kroening and
               Natasha Sharygina and
               Edmund M. Clarke},
  title     = {Word level predicate abstraction and refinement for verifying {RTL}
               {Verilog}},
  booktitle = {DAC},
  pages     = {445--450},
  year      = {2005},
  publisher = {{ACM}},
}


@misc{opencores,
	note={\url{http://opencores.org/}}}

@misc{minisat,
note={\url{http://minisat.se/}}}

@misc{verilator,
 note={\url{http://www.veripool.org/projects/verilator/wiki/Manual-verilator}}}

@inproceedings{DBLP:conf/rsp/Greaves00,
  author    = {David J. Greaves},
  title     = {A {Verilog} to {C} Compiler},
  booktitle = {RSP},
  pages     = {122--127},
  publisher = {{IEEE} Computer Society},
  year      = {2000},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/cav/Bjesse08,
  author    = {Per Bjesse},
  title     = {A Practical Approach to Word Level Model Checking of Industrial Netlists},
  booktitle = { Computer Aided Verification (CAV) },
  pages     = {446--458},
  publisher = {Springer},
  series    = { LNCS },
  volume    = { 5123 },
  year      = {2008}
}

@inproceedings{dhk2013-popl,
  AUTHOR    = { D'Silva, Vijay
                and Haller, Leopold
                and Kroening, Daniel },
  TITLE     = { Abstract Conflict Driven Learning },
  BOOKTITLE = { Principles of Programming Languages (POPL) },
  YEAR      = { 2013 },
  PUBLISHER = { ACM },
  PAGES     = { 143--154 },
  ISBN      = { 978-1-4503-1832-7 },
}

@inproceedings{KS2005,
  AUTHOR    = { Kroening, Daniel
                and Sharygina, Natasha },
  TITLE     = { Formal Verification of {SystemC} by Automatic Hardware/Software Partitioning },
  BOOKTITLE = { MEMO\-CODE 2005 },
  YEAR      = { 2005 },
  PUBLISHER = { IEEE },
  PAGES     = { 101--110 },
}

@article{cjk2006,
  AUTHOR    = { Clarke, Edmund
                and Jain, Himanshu
                and Kroening, Daniel },
  TITLE     = { Verification of {SpecC} using Predicate Abstraction },
  YEAR      = { 2007 },
  PAGES     = { 5--28 },
  JOURNAL   = { Formal Methods in System Design (FMSD) },
  VOLUME    = { 30 },
  MONTH     = { February },
  NUMBER    = { 1 },
}

@article{bk2010-todaes,
  AUTHOR    = { Blanc, Nicolas
                and Kroening, Daniel },
  TITLE     = { Race Analysis for {SystemC} using {Model} {Checking} },
  YEAR      = { 2010 },
  PUBLISHER = { ACM },
  JOURNAL   = { ACM Transactions on Design Automation of Electronic Systems (TODAES) },
  VOLUME    = { 15 },
  MONTH     = { May },
  NUMBER    = { 3 },
}

@article{DBLP:journals/tcad/CimattiNR13,
  author    = {Alessandro Cimatti and
               Iman Narasamdya and
               Marco Roveri},
  title     = {Software Model Checking {SystemC}},
  journal   = {IEEE TCAD},
  volume    = {32},
  number    = {5},
  pages     = {774--787},
  year      = {2013},
}

@inproceedings{Copty2001,
author={Copty, Fady
and Fix, Limor
and Fraer, Ranan
and Giunchiglia, Enrico
and Kamhi, Gila
and Tacchella, Armando
and Vardi, Moshe Y.},
editor={Berry, G{\'e}rard
and Comon, Hubert
and Finkel, Alain},
title={Benefits of Bounded Model Checking at an Industrial Setting},
booktitle={Computer Aided Verification: 13th International Conference, CAV 2001: Proceedings},
year={2001},
publisher={Springer},
pages={436--453}}

