# Wed Aug  9 22:24:45 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 134MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 134MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Found compile point of type hard on View view:work.Data_Block(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.Data_Block(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)


Begin compile point sub-process log

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Mapping Compile point view:work.Data_Block(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_c9_corefifo_c9_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C9_COREFIFO_C9_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C9_COREFIFO_C9_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_c9_corefifo_c9_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C9_COREFIFO_C9_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C9_COREFIFO_C9_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 215MB)

Encoding state machine UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:4] (in view: work.Top(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Removing sequential instance Clock_Reset_0.Synchronizer_0_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog) instance memwaddr_r[13:0] 
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Data_Block(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z10_layer0_Data_Block(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelckmgt\2.0.100\rtl\vlog\core\corelckmgt.v":211:0:211:5|Found counter in view:work.CORELCKMGT_Z10_layer0_Data_Block(verilog) instance intg_st[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z13_layer0(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z13_layer0(verilog) instance memwaddr_r[13:0] 
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":347:8:347:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":347:8:347:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_2[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_5[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_4[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_7[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_7[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_6[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_3[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":527:8:527:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":478:8:478:9|Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":548:8:548:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_Number_Counter[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":501:8:501:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":189:8:189:9|Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":831:8:831:9|Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":760:8:760:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":760:8:760:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":872:4:872:5|Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[23:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":734:8:734:9|Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] 
@N: MF179 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":193:15:193:37|Found 14 by 14 bit equality operator ('==') un1_state_reg_3 (in view: work.Communication_Builder(rtl))
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_async.v":668:12:668:17|Found counter in view:work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.wptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c9\corefifo_c9_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 211MB peak: 215MB)

Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block(verilog))
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_2[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_3[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_4[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_5[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_6[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 223MB peak: 223MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_2_1[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_2_1[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_2_1[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_2_1[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_2_1[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[0] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_2_1[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_2_1[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_2_1[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_2_1[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_2_1[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[2] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[1] because it is equivalent to instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_Part_0.Trigger_Unit_2.Input_Data_2_1[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[3] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[4] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[5] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[6] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[7] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[8] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[9] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[10] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.fwft_Q_r[11] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[3] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[4] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[5] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[6] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[7] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[8] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[9] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[10] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.fwft_Q_r[11] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[3] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[4] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[5] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[6] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[7] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[8] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[9] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[10] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.fwft_Q_r[11] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[3] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[4] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[5] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[6] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[7] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[8] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[9] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[10] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.fwft_Q_r[11] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.fwft_Q_r[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 222MB peak: 248MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 230MB peak: 248MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 248MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 248MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 229MB peak: 248MB)

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 259MB peak: 259MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		    -4.58ns		3380 /      2504
   2		0h:00m:22s		    -4.58ns		3350 /      2504

   3		0h:00m:23s		    -4.58ns		3350 /      2504


   4		0h:00m:24s		    -4.58ns		3350 /      2504

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 263MB peak: 263MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 264MB peak: 267MB)


End compile point sub-process log

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_xcvr_erm_c3\pf_xcvr_erm_c3.v":657:13:657:29|Blackbox CORELNKTMR_V is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\sgcore\pf_xcvr_apblink_v\1.1.104\hdl\pf_xcvr_apblink_v.v":57:17:57:18|Blackbox XCVR_APB_LINK_V2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 with period 25.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 with period 12.50ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug  9 22:25:12 2023
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.659

                                                                    Requested     Estimated     Requested     Estimated                Clock                                                                    Clock                
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack      Type                                                                     Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0               40.0 MHz      7.1 MHz       25.000        141.468       -4.659     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1               80.0 MHz      116.9 MHz     12.500        8.555         9.187      generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA            6.250         NA            NA         declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     44.2 MHz      4.000         22.635        -3.447     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.514     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.595     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.627     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -2.248     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -2.315     declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     183.9 MHz     10.000        5.437         4.563      inferred                                                                 Inferred_clkgroup_0_3
System                                                              100.0 MHz     882.6 MHz     10.000        1.133         8.867      system                                                                   system_clkgroup      
=====================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  



Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                           |  10.000      8.867   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  25.000      22.634  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.447  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.514  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.596  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.627  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -2.248  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -2.315  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            System                                                           |  25.000      23.666  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  1.000       -4.659  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  25.000      22.258  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  12.500      10.093  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  12.500      11.113  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  12.500      9.187   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      4.563   |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                                               Arrival           
Instance                                                                          Reference                                                 Type     Pin     Net                                         Time        Slack 
                                                                                  Clock                                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_3_RX_OK                 0.218       -4.659
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_2.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_2_RX_OK                 0.218       -4.627
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_1.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_1_RX_OK                 0.218       -4.546
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_0_RX_OK                 0.218       -4.479
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_1.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_1_RX_OK                 0.218       -3.347
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_0_RX_OK                 0.218       -3.280
Clock_Reset_0.Synchronizer_0_0.Chain[1]                                           Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       Clock_Reset_0.Synchronizer_0_0.Chain[1]     0.218       -1.407
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_LANE0_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                      0.094       22.258
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_LANE1_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE1_SD_DFN2_Q                      0.094       22.483
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_LANE0_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                      0.094       22.631
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                        Required           
Instance                                                                                  Reference                                                 Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                        Arrival          
Instance                                                                        Reference                                                 Type     Pin     Net                  Time        Slack
                                                                                Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.232
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.232
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[3]     0.218       9.273
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[3]     0.218       9.273
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.300
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                                                                     Required          
Instance                                                                        Reference                                                 Type     Pin     Net               Time         Slack
                                                                                Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.195
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.195
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[3]     12.500       9.203
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[3]     12.500       9.203
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.264
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      3.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.187

    Number of logic level(s):                7
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1] / Q
    Ending point:                            Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5] / D
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]                  SLE      Q        Out     0.218     0.218 r     -         
clk_in_rot_sh[1]                                                                             Net      -        -       0.563     -           4         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a3[2]     CFG3     C        In      -         0.782 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a3[2]     CFG3     Y        Out     0.132     0.914 f     -         
N_576                                                                                        Net      -        -       0.124     -           2         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a2[2]     CFG4     C        In      -         1.038 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a2[2]     CFG4     Y        Out     0.145     1.183 f     -         
N_581                                                                                        Net      -        -       0.547     -           3         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i[2]        CFG4     D        In      -         1.730 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i[2]        CFG4     Y        Out     0.192     1.922 f     -         
N_14                                                                                         Net      -        -       0.563     -           4         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_2_0         ARI1     C        In      -         2.485 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_2_0         ARI1     FCO      Out     0.393     2.879 r     -         
rot_sh_nxt_cry_2                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_3_0         ARI1     FCI      In      -         2.879 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_3_0         ARI1     FCO      Out     0.008     2.887 r     -         
rot_sh_nxt_cry_3                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_4_0         ARI1     FCI      In      -         2.887 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_4_0         ARI1     FCO      Out     0.008     2.895 r     -         
rot_sh_nxt_cry_4                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_s_5             ARI1     FCI      In      -         2.895 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_s_5             ARI1     S        Out     0.300     3.195 r     -         
rot_sh_nxt[5]                                                                                Net      -        -       0.118     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]                  SLE      D        In      -         3.313 r     -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 3.313 is 1.397(42.2%) logic and 1.916(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                                      Arrival           
Instance                                       Reference                                               Type           Pin             Net                                    Time        Slack 
                                               Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_VAL          I_XCVR_LANE0_RX_VAL                    2.295       -3.447
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[3]      2.964       -0.579
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[0]      2.954       -0.569
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[1]      2.937       -0.552
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[2]      2.928       -0.543
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[21]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[21]     2.879       -0.494
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[22]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[22]     2.877       -0.492
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[27]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[27]     2.875       -0.490
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[29]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[29]     2.875       -0.490
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[7]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[7]      2.868       -0.483
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE1_RX_VAL     2.295       -3.514
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE2_RX_VAL     2.295       -3.595
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE3_RX_VAL     2.295       -3.627
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                               Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE0_RX_VAL     2.295       -2.248
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                               Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE1_RX_VAL     2.295       -2.315
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                  Starting                                                                                                                                         Arrival          
Instance                                                                                          Reference                                                           Type     Pin     Net                                                         Time        Slack
                                                                                                  Clock                                                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg_rep[2]                                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       sc_r_fwft_cmb                                               0.201       4.563
Data_Block_0.FIFOs_Reader_0.state_reg[0]                                                          PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Event_RAM_W_Enable_Size                      0.201       4.709
Data_Block_0.FIFOs_Reader_0.state_reg[1]                                                          PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       state_reg[1]                                                0.201       4.784
UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.afull_r     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       UART_Protocol_1.Communication_TX_Arbiter_0.TX_Fifo_Full     0.218       5.001
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[0]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[0]                      0.201       5.223
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[1]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[1]                      0.201       5.223
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[2]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[2]                      0.201       5.223
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[3]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[3]                      0.201       5.223
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[4]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[4]                      0.201       5.223
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Address_Unsigned[5]                                      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Address[5]                      0.201       5.223
====================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                 Starting                                                                                                 Required          
Instance                                                                                                         Reference                                                           Type        Pin          Net         Time         Slack
                                                                                                                 Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_WEN[0]     N_122_i     9.091        4.563
============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.909
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.091

    - Propagation time:                      4.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.563

    Number of logic level(s):                1
    Starting point:                          Data_Block_0.FIFOs_Reader_0.state_reg_rep[2] / Q
    Ending point:                            Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 / A_WEN[0]
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                                                               Pin          Pin               Arrival     No. of    
Name                                                                                                             Type        Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg_rep[2]                                                                     SLE         Q            Out     0.201     0.201 f     -         
sc_r_fwft_cmb                                                                                                    Net         -            -       1.080     -           132       
Data_Block_0.FIFOs_Reader_0.state_reg_RNID0141[1]                                                                CFG3        C            In      -         1.281 f     -         
Data_Block_0.FIFOs_Reader_0.state_reg_RNID0141[1]                                                                CFG3        Y            Out     0.145     1.426 f     -         
N_122_i                                                                                                          Net         -            -       3.101     -           806       
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0     RAM1K20     A_WEN[0]     In      -         4.527 f     -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.437 is 1.256(23.1%) logic and 4.181(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                             Arrival           
Instance                                                Reference     Type                 Pin             Net                               Time        Slack 
                                                        Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.867 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.894 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.634
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.819
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_0_RQR[0]         0.000       23.791
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_3.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_3_RQR[0]         0.000       23.828
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_1.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_1_RQR[0]         0.000       23.828
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_2.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_2_RQR[0]         0.000       23.828
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_0_RQR[0]         0.000       23.837
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_APBLINK_V_1.u0     System        XCVR_APB_LINK_V2     RQR[0]          I_XCVR_APBLINK_V_1_RQR[0]         0.000       23.837
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                             Required           
Instance                                                         Reference     Type                 Pin             Net                               Time         Slack 
                                                                 Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_1.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.867 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.867 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_3.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.867 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_2.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.867 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_APBLINK_V_1.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.894 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.894 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELCKMGT_2.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.634
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELCKMGT_1.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.634
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELCKMGT_0.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.634
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELCKMGT_3.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.634
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.133
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.867

    Number of logic level(s):                0
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR / CTRL_SRST_N
    Ending point:                            Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_3.u0 / CTRL_SRST_N
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                               Pin             Pin               Arrival     No. of    
Name                                                    Type                 Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR         CORELNKTMR_V         CTRL_SRST_N     Out     0.000     0.000 r     -         
I_XCVR_CORELNKTMR_CTRL_SRST_N                           Net                  -               -       1.133     -           124       
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_3.u0     XCVR_APB_LINK_V2     CTRL_SRST_N     In      -         1.133 r     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.133 is 0.000(0.0%) logic and 1.133(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (to [get_cells { UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_cells { UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_cells { UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_cells { UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_cells { USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_cells { USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Data_Block\cpprop

Summary of Compile Points :
*************************** 
Name           Status       Reason        
------------------------------------------
Data_Block     Remapped     Design changed
==========================================

Process took 0h:00m:27s realtime, 0h:00m:27s cputime
# Wed Aug  9 22:25:13 2023

###########################################################]
