Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 19:42:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_137_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 Delay1No21_instance/Y_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum20_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.736ns (22.089%)  route 2.596ns (77.911%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 7.331 - 4.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.099ns (routing 1.832ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.663ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=21895, routed)       3.099     4.036    Delay1No21_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y183       FDCE                                         r  Delay1No21_instance/Y_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y183       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.115 r  Delay1No21_instance/Y_reg[33]/Q
                         net (fo=7, routed)           0.606     4.721    Delay1No21_instance/Q[33]
    SLICE_X127Y158       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.845 r  Delay1No21_instance/geqOp_carry__1_i_2__4/O
                         net (fo=1, routed)           0.009     4.854    Sum20_1_impl_instance/FPAddSubOp_instance/Y_reg[33]_2[0]
    SLICE_X127Y158       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     4.923 r  Sum20_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.384     5.307    Delay1No21_instance/CO[0]
    SLICE_X125Y159       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.405 r  Delay1No21_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.287     5.692    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X127Y159       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     5.743 r  Delay1No20_instance/shiftedFracY_d1[49]_i_6__4/O
                         net (fo=1, routed)           0.087     5.830    Delay1No20_instance/shiftedFracY_d1[49]_i_6__4_n_0
    SLICE_X127Y159       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.919 r  Delay1No20_instance/shiftedFracY_d1[49]_i_3__4/O
                         net (fo=2, routed)           0.276     6.195    Delay1No20_instance/Sum20_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y158       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.232 r  Delay1No20_instance/shiftedFracY_d1[33]_i_3__4/O
                         net (fo=48, routed)          0.564     6.796    Delay1No20_instance/shiftVal__5[1]
    SLICE_X128Y153       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.946 r  Delay1No20_instance/shiftedFracY_d1[36]_i_1__4/O
                         net (fo=2, routed)           0.325     7.271    Delay1No20_instance/level4__0[4]
    SLICE_X124Y151       LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.310 r  Delay1No20_instance/shiftedFracY_d1[20]_i_1__4/O
                         net (fo=1, routed)           0.058     7.368    Sum20_1_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X124Y151       FDRE                                         r  Sum20_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=21895, routed)       2.684     7.331    Sum20_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X124Y151       FDRE                                         r  Sum20_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.460     7.790    
                         clock uncertainty           -0.035     7.755    
    SLICE_X124Y151       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.780    Sum20_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  0.412    




