# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../1stcore.v" \

sv xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../uart_tx.sv" \

verilog xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../1stcore_all.v" \

sv xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../uart_rx.sv" \

verilog xil_defaultlib  --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../1stcore_io.v" \
"../../../../project_3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_f_core_all_0_0/sim/design_1_f_core_all_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_f_core_0_0/sim/design_1_f_core_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_io_0_0/sim/design_1_io_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_3_0/sim/design_1_blk_mem_gen_3_0.v" \
"../../../../project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
