Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 00:13:51 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #1                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 46.064 |              0.731 |
| Logic Delay               | 0.098(18%)           | 8.875(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.095(13%)         |
| Net Delay                 | 0.453(82%)           | 37.189(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.636(87%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                  0.012 |             -0.327 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.935 |              2.059 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 1% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[255]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #2                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.947 |              0.910 |
| Logic Delay               | 0.098(18%)           | 8.869(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(11%)         |
| Net Delay                 | 0.453(82%)           | 37.078(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.814(89%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.060 |             -0.245 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.890 |              1.962 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 3% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[240]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #3                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.761 |              0.814 |
| Logic Delay               | 0.098(18%)           | 8.768(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.093(12%)         |
| Net Delay                 | 0.453(82%)           | 36.993(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.721(88%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.102 |             -0.182 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.746 |              2.121 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 1% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[241]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #4                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.760 |              0.779 |
| Logic Delay               | 0.098(18%)           | 8.866(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.097(13%)         |
| Net Delay                 | 0.453(82%)           | 36.894(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.682(87%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.093 |             -0.205 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.736 |              2.133 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 3% x 3%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[246]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #5                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.730 |              0.992 |
| Logic Delay               | 0.098(18%)           | 8.916(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(10%)         |
| Net Delay                 | 0.453(82%)           | 36.814(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.896(90%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.089 |             -0.211 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.702 |              1.914 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 2% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[252]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #6                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                             3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                            45.546 |              0.773 |
| Logic Delay               | 0.098(18%)           | 8.708(20%)                                                                                                                                                                                                                                                                                                                                                                        | 0.096(13%)         |
| Net Delay                 | 0.453(82%)           | 36.838(80%)                                                                                                                                                                                                                                                                                                                                                                       | 0.677(87%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                            -0.106 |             -0.192 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                           -42.535 |              2.152 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                          | 2% x 3%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               496 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[248]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                              Path #7                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                            3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                           45.473 |              0.807 |
| Logic Delay               | 0.098(18%)           | 8.920(20%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(12%)         |
| Net Delay                 | 0.453(82%)           | 36.553(80%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.711(88%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                           -0.102 |             -0.192 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                          -42.458 |              2.118 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                                         | 3% x 3%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                              500 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[251]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #8                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.500 |              1.249 |
| Logic Delay               | 0.098(18%)           | 8.849(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(8%)          |
| Net Delay                 | 0.453(82%)           | 36.651(80%)                                                                                                                                                                                                                                                                                                                                                                            | 1.153(92%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.060 |             -0.229 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.443 |              1.639 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 27% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 6% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[242]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #9                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                                  3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                                 45.474 |              1.026 |
| Logic Delay               | 0.098(18%)           | 8.855(20%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(10%)         |
| Net Delay                 | 0.453(82%)           | 36.619(80%)                                                                                                                                                                                                                                                                                                                                                                            | 0.930(90%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                                 -0.062 |             -0.235 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                                -42.419 |              1.856 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                               | 7% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    497 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[253]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                      Path #10                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                3.125 |                                                                                                                                                                                                                                                                                                                                                                             3.125 |              3.125 |
| Path Delay                |                0.551 |                                                                                                                                                                                                                                                                                                                                                                            45.412 |              0.700 |
| Logic Delay               | 0.098(18%)           | 8.758(20%)                                                                                                                                                                                                                                                                                                                                                                        | 0.096(14%)         |
| Net Delay                 | 0.453(82%)           | 36.654(80%)                                                                                                                                                                                                                                                                                                                                                                       | 0.604(86%)         |
| Clock Skew                |               -0.048 |                                                                                                                                                                                                                                                                                                                                                                            -0.090 |             -0.188 |
| Slack                     |                2.517 |                                                                                                                                                                                                                                                                                                                                                                           -42.385 |              2.229 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 9%                                                                                                                                                                                                                                                                                                                                                                          | 0% x 4%            |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                               496 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                53 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C    | muon_cand_26.pt[0]/C                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_26.pt[0]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[250]/D   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 41 | 43 | 44 | 46 | 47 | 49 | 50 | 51 | 52 | 54 | 55 | 56 | 57 | 59 | 60 | 62 | 63 | 64 | 65 | 67 | 69 | 72 | 73 | 74 | 75 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 1 | 2 | 6 | 6 | 1 |  3 |  7 |  6 |  1 | 10 |  4 |  1 |  1 |  1 | 12 |  5 |  3 |  2 |  3 |  1 | 15 |  1 |  1 |  3 |  6 |  3 |  2 |  7 |  2 |  4 |  8 |  1 |  2 | 11 |  4 |  8 |  3 |  3 | 14 |  2 |  4 |  2 |  1 |  1 | 11 | 11 |  1 |  1 |  5 |  4 |  7 |  1 |  2 | 13 |  4 |  9 |  2 |  1 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.75 |           3.80 |           36953 | 0(0.0%) | 479(2.0%) | 1106(4.6%) | 2986(12.4%) | 5584(23.2%) | 13900(57.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq320retfan16_rev_1 |   -^ |           4.70 |           23830 | 0(0.0%) | 472(2.0%) | 1097(4.6%) | 2867(12.0%) | 5541(23.3%) | 13853(58.1%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |         Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       120% | (CLEM_X83Y390,CLEL_R_X97Y421)    | muon_sorter_1(87%),wrapper(12%) |            0% |        4.5957 | 87%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       114% | (CLEL_R_X79Y369,CLEL_R_X94Y400)  | muon_sorter_1(84%),wrapper(15%) |            0% |       4.38128 | 84%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       110% | (CLEL_R_X86Y351,CLEL_R_X102Y382) | muon_sorter_1(96%)              |            0% |       4.57933 | 86%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                4 |       132% | (CLEM_X77Y403,CLEM_X85Y418)      | muon_sorter_1(96%)              |            0% |       5.16927 | 95%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |         Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.151% | (CLEM_X64Y362,CLEM_X95Y425)      | muon_sorter_1(84%),wrapper(15%) |            0% |       3.43378 | 64%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.698% | (CLEM_X64Y388,CLEM_X95Y419)      | muon_sorter_1(86%),wrapper(13%) |            0% |       3.76442 | 70%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.174% | (CLEM_X64Y356,CLEM_X95Y419)      | muon_sorter_1(84%),wrapper(15%) |            0% |       3.31333 | 62%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.204% | (CLEM_X64Y375,CLEM_X95Y438)      | muon_sorter_1(73%),wrapper(26%) |            0% |       2.94219 | 55%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.598% | (CLEL_R_X68Y354,CLEM_X99Y417)    | muon_sorter_1(85%),wrapper(14%) |            0% |       3.82228 | 71%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.342% | (CLEM_X80Y388,CLEM_X95Y419)      | muon_sorter_1(85%),wrapper(14%) |            0% |       4.52441 | 86%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.757% | (CLEM_X64Y356,CLEM_X95Y387)      | muon_sorter_1(81%),wrapper(18%) |            0% |       2.85786 | 53%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.603% | (CLEL_R_X72Y394,CLEM_R_X103Y425) | muon_sorter_1(86%),wrapper(13%) |            0% |       4.10563 | 76%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.476% | (CLEM_X64Y356,CLEM_X95Y419)      | muon_sorter_1(84%),wrapper(15%) |            0% |       3.31333 | 62%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.102% | (CLEM_X73Y363,CLEM_R_X104Y426)   | muon_sorter_1(86%),wrapper(13%) |            0% |        3.8742 | 72%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.514% | (CLEM_X69Y345,CLEL_R_X100Y424)   | muon_sorter_1(82%),wrapper(17%) |            0% |       3.63104 | 68%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.493% | (CLEM_X70Y351,CLEM_R_X101Y430)   | muon_sorter_1(80%),wrapper(19%) |            0% |       3.61646 | 67%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |        85% | (CLEM_X80Y380,CLEM_X87Y387) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.47083 | 84%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X80Y371,CLEM_X95Y386) | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.82254 | 91%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X80Y370,CLEM_X95Y385) | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.85547 | 91%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X80Y369,CLEM_X95Y384) | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.84794 | 90%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X80Y368,CLEM_X95Y383) | muon_sorter_1(95%)              |            0% |       4.81752 | 90%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X80Y367,CLEM_X95Y382) | muon_sorter_1(95%)              |            0% |       4.69503 | 87%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X82Y396,CLEM_X97Y411) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.42998 | 83%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X82Y395,CLEM_X97Y410) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.35359 | 82%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X82Y394,CLEM_X97Y409) | muon_sorter_1(85%),wrapper(14%) |            0% |       4.27546 | 80%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                4 |        85% | (CLEM_X80Y404,CLEM_X95Y419) | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.09794 | 95%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X94Y412 | 557             | 505          | 70%                  | muon_sorter_1(61%),wrapper(38%) | Y                   |
| CLEM_X94Y412   | 555             | 505          | 69%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X94Y413 | 557             | 504          | 69%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X94Y411 | 557             | 506          | 68%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X94Y413   | 555             | 504          | 68%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X81Y409   | 502             | 508          | 67%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X94Y410 | 557             | 507          | 67%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X94Y408   | 555             | 509          | 67%                  | muon_sorter_1(70%),wrapper(30%) | Y                   |
| CLEL_R_X81Y408 | 504             | 509          | 67%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X81Y409 | 504             | 508          | 66%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X85Y378   | 518             | 540          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X85Y376 | 520             | 542          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X86Y377 | 524             | 541          | 74%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X85Y377 | 520             | 541          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X85Y376   | 518             | 542          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X84Y376   | 513             | 542          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X84Y378 | 515             | 540          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X84Y376 | 515             | 542          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X83Y376 | 512             | 542          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X85Y378 | 520             | 540          | 73%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


