$comment
	File created using the following command:
		vcd file Lcd.msim.vcd -direction
$end
$date
	Wed Oct 19 12:35:15 2016
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module Lcd_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " treg_data_out_pin [7:0] $end
$var wire 1 # data_out_pin [7] $end
$var wire 1 $ data_out_pin [6] $end
$var wire 1 % data_out_pin [5] $end
$var wire 1 & data_out_pin [4] $end
$var wire 1 ' data_out_pin [3] $end
$var wire 1 ( data_out_pin [2] $end
$var wire 1 ) data_out_pin [1] $end
$var wire 1 * data_out_pin [0] $end
$var wire 1 + enable_pin $end
$var wire 1 , power_pin $end
$var wire 1 - rs_pin $end
$var wire 1 . rw_pin $end
$var wire 1 / sampler $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 data_out_pin[0]~input_o $end
$var wire 1 7 data_out_pin[1]~input_o $end
$var wire 1 8 data_out_pin[2]~input_o $end
$var wire 1 9 data_out_pin[3]~input_o $end
$var wire 1 : data_out_pin[4]~input_o $end
$var wire 1 ; data_out_pin[5]~input_o $end
$var wire 1 < data_out_pin[6]~input_o $end
$var wire 1 = data_out_pin[0]~output_o $end
$var wire 1 > data_out_pin[1]~output_o $end
$var wire 1 ? data_out_pin[2]~output_o $end
$var wire 1 @ data_out_pin[3]~output_o $end
$var wire 1 A data_out_pin[4]~output_o $end
$var wire 1 B data_out_pin[5]~output_o $end
$var wire 1 C data_out_pin[6]~output_o $end
$var wire 1 D data_out_pin[7]~output_o $end
$var wire 1 E rw_pin~output_o $end
$var wire 1 F rs_pin~output_o $end
$var wire 1 G power_pin~output_o $end
$var wire 1 H enable_pin~output_o $end
$var wire 1 I clk~input_o $end
$var wire 1 J clk~inputclkctrl_outclk $end
$var wire 1 K data_out_pin[7]~input_o $end
$var wire 1 L busyTick~0_combout $end
$var wire 1 M busyTick~q $end
$var wire 1 N instrCounter[0]~3_combout $end
$var wire 1 O instrCounter[1]~4_combout $end
$var wire 1 P rw~0_combout $end
$var wire 1 Q instrCounter[1]~5 $end
$var wire 1 R instrCounter[2]~6_combout $end
$var wire 1 S instrCounter[2]~7 $end
$var wire 1 T instrCounter[3]~8_combout $end
$var wire 1 U commands~0_combout $end
$var wire 1 V data_out_reg[0]~14_combout $end
$var wire 1 W data_out_reg[0]~en_q $end
$var wire 1 X data_out_reg[0]~8_combout $end
$var wire 1 Y commands~1_combout $end
$var wire 1 Z data_out_reg[1]~15_combout $end
$var wire 1 [ data_out_reg[1]~en_q $end
$var wire 1 \ data_out_reg[1]~9_combout $end
$var wire 1 ] data_out_reg[2]~16_combout $end
$var wire 1 ^ data_out_reg[2]~en_q $end
$var wire 1 _ data_out_reg[2]~10_combout $end
$var wire 1 ` commands~2_combout $end
$var wire 1 a data_out_reg[3]~17_combout $end
$var wire 1 b data_out_reg[3]~en_q $end
$var wire 1 c data_out_reg[3]~11_combout $end
$var wire 1 d commands~3_combout $end
$var wire 1 e data_out_reg[4]~18_combout $end
$var wire 1 f data_out_reg[4]~en_q $end
$var wire 1 g data_out_reg[4]~12_combout $end
$var wire 1 h data_out_reg[5]~19_combout $end
$var wire 1 i data_out_reg[5]~en_q $end
$var wire 1 j data_out_reg[5]~13_combout $end
$var wire 1 k data_out_reg[6]~20_combout $end
$var wire 1 l data_out_reg[6]~en_q $end
$var wire 1 m data_out_pin[6]~16_combout $end
$var wire 1 n data_out_reg[7]~21_combout $end
$var wire 1 o data_out_reg[7]~en_q $end
$var wire 1 p data_out_pin[7]~17_combout $end
$var wire 1 q rw~q $end
$var wire 1 r data_out_reg [7] $end
$var wire 1 s data_out_reg [6] $end
$var wire 1 t data_out_reg [5] $end
$var wire 1 u data_out_reg [4] $end
$var wire 1 v data_out_reg [3] $end
$var wire 1 w data_out_reg [2] $end
$var wire 1 x data_out_reg [1] $end
$var wire 1 y data_out_reg [0] $end
$var wire 1 z instrCounter [15] $end
$var wire 1 { instrCounter [14] $end
$var wire 1 | instrCounter [13] $end
$var wire 1 } instrCounter [12] $end
$var wire 1 ~ instrCounter [11] $end
$var wire 1 !! instrCounter [10] $end
$var wire 1 "! instrCounter [9] $end
$var wire 1 #! instrCounter [8] $end
$var wire 1 $! instrCounter [7] $end
$var wire 1 %! instrCounter [6] $end
$var wire 1 &! instrCounter [5] $end
$var wire 1 '! instrCounter [4] $end
$var wire 1 (! instrCounter [3] $end
$var wire 1 )! instrCounter [2] $end
$var wire 1 *! instrCounter [1] $end
$var wire 1 +! instrCounter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bz "
z*
z)
z(
z'
z&
z%
z$
z#
1+
1,
0-
0.
x/
00
11
x2
13
14
15
z6
z7
z8
z9
z:
z;
z<
z=
z>
z?
z@
zA
zB
zC
zD
0E
0F
1G
1H
0I
0J
zK
1L
0M
0N
0O
1P
0Q
0R
1S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
1p
0q
0y
0x
0w
0v
0u
0t
zs
zr
0+!
0*!
0)!
0(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
$end
#40000
1!
b0zzzzzzz "
b0zzzzzz "
b0zzzzz "
b0zzzz "
b0zzz "
b0zz "
b0z "
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
1I
06
07
08
09
0:
0;
0<
0K
0/
1J
1M
1q
1y
1E
0P
1.
1N
0L
1n
1k
1h
1e
1a
1]
1Z
1V
#80000
0!
0I
1/
0J
#120000
bz0000000 "
bz000000 "
bz00000 "
bz0000 "
bz000 "
bz00 "
bz0 "
bz "
1!
z*
z)
z(
z'
z&
z%
z$
z#
z6
z7
z8
z9
z:
z;
z<
zK
1I
0/
1J
xP
xN
xn
xk
xh
xe
xa
x]
xZ
xV
1o
1l
1i
1f
1b
1^
1[
1W
1+!
0M
0q
0E
1P
0.
0p
0m
1j
1g
1c
1_
1\
1X
1Y
0U
1O
1N
1L
1=
0>
0?
0@
0A
0B
0C
0D
1*
0)
0(
0'
0&
0%
0$
0#
0n
0k
0h
0e
0a
0]
0Z
0V
16
07
08
09
0:
0;
0<
0K
#160000
0!
0I
1/
0J
#200000
b1zzzzzzz "
b11zzzzzz "
b111zzzzz "
b1111zzzz "
b11111zzz "
b111111zz "
b1111111z "
b11111111 "
1!
x)
x(
x'
x&
x%
x$
x#
x7
x8
x9
x:
x;
x<
xK
1I
0/
1J
0o
0l
0i
0f
0b
0^
0[
0W
1M
1q
1w
1x
0y
0=
1>
1?
1E
xP
x*
1)
1(
1.
1p
1m
0j
0g
0c
0_
0\
0X
xN
0L
z=
z>
z?
z@
zA
zB
zC
zD
x6
17
18
1*
1'
1&
1%
1$
1#
xn
xk
xh
xe
xa
x]
xZ
xV
16
19
1:
1;
1<
1K
1P
1N
0n
0k
0h
0e
0a
0]
0Z
0V
#240000
0!
0I
1/
0J
#280000
bz1111111 "
bz111111 "
bz11111 "
bz1111 "
bz111 "
bz11 "
bz1 "
bz "
1!
z*
z)
z(
z'
z&
z%
z$
z#
z6
z7
z8
z9
z:
z;
z<
zK
1I
0/
1J
xP
xN
xn
xk
xh
xe
xa
x]
xZ
xV
0M
1P
1N
1L
0n
0k
0h
0e
0a
0]
0Z
0V
#320000
0!
0I
1/
0J
#360000
b0zzzzzzz "
b0zzzzzz "
b0zzzzz "
b0zzzz "
b0zzz "
b0zz "
b0z "
b0 "
1!
0*
0)
0(
0'
0&
0%
0$
0#
06
07
08
09
0:
0;
0<
0K
1I
0/
1J
1M
0P
0N
0L
1n
1k
1h
1e
1a
1]
1Z
1V
#400000
0!
0I
1/
0J
#440000
bz0000000 "
bz000000 "
bz00000 "
bz0000 "
bz000 "
bz00 "
bz0 "
bz "
1!
z*
z)
z(
z'
z&
z%
z$
z#
z6
z7
z8
z9
z:
z;
z<
zK
1I
0/
1J
xP
xN
xn
xk
xh
xe
xa
x]
xZ
xV
1o
1l
1i
1f
1b
1^
1[
1W
1*!
0+!
0M
0q
0E
1P
0.
0p
0m
1j
1g
1c
1_
1\
1X
1`
1U
0N
1L
0=
1>
1?
0@
0A
0B
0C
0D
0*
1)
1(
0'
0&
0%
0$
0#
0n
0k
0h
0e
0a
0]
0Z
0V
06
17
18
09
0:
0;
0<
0K
#480000
0!
0I
1/
0J
#520000
b0zzzzzzz "
b0zzzzzz "
b0zzzzz "
b0zzzz "
b0zzz "
b0zz "
b0z "
b0 "
1!
x)
x(
x7
x8
1I
0/
1J
0o
0l
0i
0f
0b
0^
0[
0W
1M
1q
1v
1y
1=
1@
1E
0P
x*
x'
1.
1p
1m
0j
0g
0c
0_
0\
0X
1N
0L
z=
z>
z?
z@
zA
zB
zC
zD
x6
x9
0*
0)
0(
0'
1n
1k
1h
1e
1a
1]
1Z
1V
06
07
08
09
#560000
0!
0I
1/
0J
#600000
bz0000000 "
bz000000 "
bz00000 "
bz0000 "
bz000 "
bz00 "
bz0 "
bz "
1!
z*
z)
z(
z'
z&
z%
z$
z#
z6
z7
z8
z9
z:
z;
z<
zK
1I
0/
1J
xP
xN
xn
xk
xh
xe
xa
x]
xZ
xV
1o
1l
1i
1f
1b
1^
1[
1W
1+!
0M
0q
0E
1Q
1P
0.
0p
0m
1j
1g
1c
1_
1\
1X
1d
0`
0Y
0U
0O
1N
1L
1=
1>
1?
1@
0A
0B
0C
0D
1*
1)
1(
1'
0&
0%
0$
0#
1R
0n
0k
0h
0e
0a
0]
0Z
0V
16
17
18
19
0:
0;
0<
0K
#640000
0!
0I
1/
0J
#680000
b0zzzzzzz "
b0zzzzzz "
b0zzzzz "
b0zzzz "
b0zzz "
b0zz "
b0z "
b0 "
1!
x*
x)
x(
x'
x6
x7
x8
x9
1I
0/
1J
0o
0l
0i
0f
0b
0^
0[
0W
1M
1q
1t
1u
0v
0w
0x
0y
0=
0>
0?
0@
1A
1B
1E
0P
0*
0)
0(
0'
x&
x%
1.
1p
1m
0j
0g
0c
0_
0\
0X
0N
0L
z=
z>
z?
z@
zA
zB
zC
zD
06
07
08
09
x:
x;
0&
0%
1n
1k
1h
1e
1a
1]
1Z
1V
0:
0;
#720000
0!
0I
1/
0J
#760000
bz0000000 "
bz000000 "
bz00000 "
bz0000 "
bz000 "
bz00 "
bz0 "
bz "
z*
z)
z(
z'
z&
z%
z$
z#
z6
z7
z8
z9
z:
z;
z<
zK
0/
xP
xN
xn
xk
xh
xe
xa
x]
xZ
xV
#1000000
