
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077a4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08007954  08007954  00008954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a0c  08007a0c  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a0c  08007a0c  00008a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a14  08007a14  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007a14  08007a14  00008a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08007a1c  08007a1c  00008a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08007a24  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000907c  2**0
                  CONTENTS
 10 .bss          000117d0  2000007c  2000007c  0000907c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  2001184c  2001184c  0000907c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bd2b  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039ed  00000000  00000000  00024dd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001568  00000000  00000000  000287c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010b0  00000000  00000000  00029d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b68c  00000000  00000000  0002ade0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000194e6  00000000  00000000  0005646c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9c46  00000000  00000000  0006f952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00169598  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006700  00000000  00000000  001695dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  0016fcdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800793c 	.word	0x0800793c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800793c 	.word	0x0800793c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 b988 	b.w	8000990 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f806 	bl	8000698 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__udivmoddi4>:
 8000698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800069c:	9d08      	ldr	r5, [sp, #32]
 800069e:	468e      	mov	lr, r1
 80006a0:	4604      	mov	r4, r0
 80006a2:	4688      	mov	r8, r1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d14a      	bne.n	800073e <__udivmoddi4+0xa6>
 80006a8:	428a      	cmp	r2, r1
 80006aa:	4617      	mov	r7, r2
 80006ac:	d962      	bls.n	8000774 <__udivmoddi4+0xdc>
 80006ae:	fab2 f682 	clz	r6, r2
 80006b2:	b14e      	cbz	r6, 80006c8 <__udivmoddi4+0x30>
 80006b4:	f1c6 0320 	rsb	r3, r6, #32
 80006b8:	fa01 f806 	lsl.w	r8, r1, r6
 80006bc:	fa20 f303 	lsr.w	r3, r0, r3
 80006c0:	40b7      	lsls	r7, r6
 80006c2:	ea43 0808 	orr.w	r8, r3, r8
 80006c6:	40b4      	lsls	r4, r6
 80006c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006cc:	fa1f fc87 	uxth.w	ip, r7
 80006d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006d4:	0c23      	lsrs	r3, r4, #16
 80006d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006de:	fb01 f20c 	mul.w	r2, r1, ip
 80006e2:	429a      	cmp	r2, r3
 80006e4:	d909      	bls.n	80006fa <__udivmoddi4+0x62>
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80006ec:	f080 80ea 	bcs.w	80008c4 <__udivmoddi4+0x22c>
 80006f0:	429a      	cmp	r2, r3
 80006f2:	f240 80e7 	bls.w	80008c4 <__udivmoddi4+0x22c>
 80006f6:	3902      	subs	r1, #2
 80006f8:	443b      	add	r3, r7
 80006fa:	1a9a      	subs	r2, r3, r2
 80006fc:	b2a3      	uxth	r3, r4
 80006fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000702:	fb0e 2210 	mls	r2, lr, r0, r2
 8000706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800070a:	fb00 fc0c 	mul.w	ip, r0, ip
 800070e:	459c      	cmp	ip, r3
 8000710:	d909      	bls.n	8000726 <__udivmoddi4+0x8e>
 8000712:	18fb      	adds	r3, r7, r3
 8000714:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000718:	f080 80d6 	bcs.w	80008c8 <__udivmoddi4+0x230>
 800071c:	459c      	cmp	ip, r3
 800071e:	f240 80d3 	bls.w	80008c8 <__udivmoddi4+0x230>
 8000722:	443b      	add	r3, r7
 8000724:	3802      	subs	r0, #2
 8000726:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800072a:	eba3 030c 	sub.w	r3, r3, ip
 800072e:	2100      	movs	r1, #0
 8000730:	b11d      	cbz	r5, 800073a <__udivmoddi4+0xa2>
 8000732:	40f3      	lsrs	r3, r6
 8000734:	2200      	movs	r2, #0
 8000736:	e9c5 3200 	strd	r3, r2, [r5]
 800073a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800073e:	428b      	cmp	r3, r1
 8000740:	d905      	bls.n	800074e <__udivmoddi4+0xb6>
 8000742:	b10d      	cbz	r5, 8000748 <__udivmoddi4+0xb0>
 8000744:	e9c5 0100 	strd	r0, r1, [r5]
 8000748:	2100      	movs	r1, #0
 800074a:	4608      	mov	r0, r1
 800074c:	e7f5      	b.n	800073a <__udivmoddi4+0xa2>
 800074e:	fab3 f183 	clz	r1, r3
 8000752:	2900      	cmp	r1, #0
 8000754:	d146      	bne.n	80007e4 <__udivmoddi4+0x14c>
 8000756:	4573      	cmp	r3, lr
 8000758:	d302      	bcc.n	8000760 <__udivmoddi4+0xc8>
 800075a:	4282      	cmp	r2, r0
 800075c:	f200 8105 	bhi.w	800096a <__udivmoddi4+0x2d2>
 8000760:	1a84      	subs	r4, r0, r2
 8000762:	eb6e 0203 	sbc.w	r2, lr, r3
 8000766:	2001      	movs	r0, #1
 8000768:	4690      	mov	r8, r2
 800076a:	2d00      	cmp	r5, #0
 800076c:	d0e5      	beq.n	800073a <__udivmoddi4+0xa2>
 800076e:	e9c5 4800 	strd	r4, r8, [r5]
 8000772:	e7e2      	b.n	800073a <__udivmoddi4+0xa2>
 8000774:	2a00      	cmp	r2, #0
 8000776:	f000 8090 	beq.w	800089a <__udivmoddi4+0x202>
 800077a:	fab2 f682 	clz	r6, r2
 800077e:	2e00      	cmp	r6, #0
 8000780:	f040 80a4 	bne.w	80008cc <__udivmoddi4+0x234>
 8000784:	1a8a      	subs	r2, r1, r2
 8000786:	0c03      	lsrs	r3, r0, #16
 8000788:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800078c:	b280      	uxth	r0, r0
 800078e:	b2bc      	uxth	r4, r7
 8000790:	2101      	movs	r1, #1
 8000792:	fbb2 fcfe 	udiv	ip, r2, lr
 8000796:	fb0e 221c 	mls	r2, lr, ip, r2
 800079a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800079e:	fb04 f20c 	mul.w	r2, r4, ip
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d907      	bls.n	80007b6 <__udivmoddi4+0x11e>
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80007ac:	d202      	bcs.n	80007b4 <__udivmoddi4+0x11c>
 80007ae:	429a      	cmp	r2, r3
 80007b0:	f200 80e0 	bhi.w	8000974 <__udivmoddi4+0x2dc>
 80007b4:	46c4      	mov	ip, r8
 80007b6:	1a9b      	subs	r3, r3, r2
 80007b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007c4:	fb02 f404 	mul.w	r4, r2, r4
 80007c8:	429c      	cmp	r4, r3
 80007ca:	d907      	bls.n	80007dc <__udivmoddi4+0x144>
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80007d2:	d202      	bcs.n	80007da <__udivmoddi4+0x142>
 80007d4:	429c      	cmp	r4, r3
 80007d6:	f200 80ca 	bhi.w	800096e <__udivmoddi4+0x2d6>
 80007da:	4602      	mov	r2, r0
 80007dc:	1b1b      	subs	r3, r3, r4
 80007de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007e2:	e7a5      	b.n	8000730 <__udivmoddi4+0x98>
 80007e4:	f1c1 0620 	rsb	r6, r1, #32
 80007e8:	408b      	lsls	r3, r1
 80007ea:	fa22 f706 	lsr.w	r7, r2, r6
 80007ee:	431f      	orrs	r7, r3
 80007f0:	fa0e f401 	lsl.w	r4, lr, r1
 80007f4:	fa20 f306 	lsr.w	r3, r0, r6
 80007f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000800:	4323      	orrs	r3, r4
 8000802:	fa00 f801 	lsl.w	r8, r0, r1
 8000806:	fa1f fc87 	uxth.w	ip, r7
 800080a:	fbbe f0f9 	udiv	r0, lr, r9
 800080e:	0c1c      	lsrs	r4, r3, #16
 8000810:	fb09 ee10 	mls	lr, r9, r0, lr
 8000814:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000818:	fb00 fe0c 	mul.w	lr, r0, ip
 800081c:	45a6      	cmp	lr, r4
 800081e:	fa02 f201 	lsl.w	r2, r2, r1
 8000822:	d909      	bls.n	8000838 <__udivmoddi4+0x1a0>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800082a:	f080 809c 	bcs.w	8000966 <__udivmoddi4+0x2ce>
 800082e:	45a6      	cmp	lr, r4
 8000830:	f240 8099 	bls.w	8000966 <__udivmoddi4+0x2ce>
 8000834:	3802      	subs	r0, #2
 8000836:	443c      	add	r4, r7
 8000838:	eba4 040e 	sub.w	r4, r4, lr
 800083c:	fa1f fe83 	uxth.w	lr, r3
 8000840:	fbb4 f3f9 	udiv	r3, r4, r9
 8000844:	fb09 4413 	mls	r4, r9, r3, r4
 8000848:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800084c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000850:	45a4      	cmp	ip, r4
 8000852:	d908      	bls.n	8000866 <__udivmoddi4+0x1ce>
 8000854:	193c      	adds	r4, r7, r4
 8000856:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800085a:	f080 8082 	bcs.w	8000962 <__udivmoddi4+0x2ca>
 800085e:	45a4      	cmp	ip, r4
 8000860:	d97f      	bls.n	8000962 <__udivmoddi4+0x2ca>
 8000862:	3b02      	subs	r3, #2
 8000864:	443c      	add	r4, r7
 8000866:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800086a:	eba4 040c 	sub.w	r4, r4, ip
 800086e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000872:	4564      	cmp	r4, ip
 8000874:	4673      	mov	r3, lr
 8000876:	46e1      	mov	r9, ip
 8000878:	d362      	bcc.n	8000940 <__udivmoddi4+0x2a8>
 800087a:	d05f      	beq.n	800093c <__udivmoddi4+0x2a4>
 800087c:	b15d      	cbz	r5, 8000896 <__udivmoddi4+0x1fe>
 800087e:	ebb8 0203 	subs.w	r2, r8, r3
 8000882:	eb64 0409 	sbc.w	r4, r4, r9
 8000886:	fa04 f606 	lsl.w	r6, r4, r6
 800088a:	fa22 f301 	lsr.w	r3, r2, r1
 800088e:	431e      	orrs	r6, r3
 8000890:	40cc      	lsrs	r4, r1
 8000892:	e9c5 6400 	strd	r6, r4, [r5]
 8000896:	2100      	movs	r1, #0
 8000898:	e74f      	b.n	800073a <__udivmoddi4+0xa2>
 800089a:	fbb1 fcf2 	udiv	ip, r1, r2
 800089e:	0c01      	lsrs	r1, r0, #16
 80008a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008a4:	b280      	uxth	r0, r0
 80008a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008aa:	463b      	mov	r3, r7
 80008ac:	4638      	mov	r0, r7
 80008ae:	463c      	mov	r4, r7
 80008b0:	46b8      	mov	r8, r7
 80008b2:	46be      	mov	lr, r7
 80008b4:	2620      	movs	r6, #32
 80008b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ba:	eba2 0208 	sub.w	r2, r2, r8
 80008be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008c2:	e766      	b.n	8000792 <__udivmoddi4+0xfa>
 80008c4:	4601      	mov	r1, r0
 80008c6:	e718      	b.n	80006fa <__udivmoddi4+0x62>
 80008c8:	4610      	mov	r0, r2
 80008ca:	e72c      	b.n	8000726 <__udivmoddi4+0x8e>
 80008cc:	f1c6 0220 	rsb	r2, r6, #32
 80008d0:	fa2e f302 	lsr.w	r3, lr, r2
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	40b1      	lsls	r1, r6
 80008d8:	fa20 f202 	lsr.w	r2, r0, r2
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	430a      	orrs	r2, r1
 80008e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008e6:	b2bc      	uxth	r4, r7
 80008e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008ec:	0c11      	lsrs	r1, r2, #16
 80008ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008f2:	fb08 f904 	mul.w	r9, r8, r4
 80008f6:	40b0      	lsls	r0, r6
 80008f8:	4589      	cmp	r9, r1
 80008fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008fe:	b280      	uxth	r0, r0
 8000900:	d93e      	bls.n	8000980 <__udivmoddi4+0x2e8>
 8000902:	1879      	adds	r1, r7, r1
 8000904:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000908:	d201      	bcs.n	800090e <__udivmoddi4+0x276>
 800090a:	4589      	cmp	r9, r1
 800090c:	d81f      	bhi.n	800094e <__udivmoddi4+0x2b6>
 800090e:	eba1 0109 	sub.w	r1, r1, r9
 8000912:	fbb1 f9fe 	udiv	r9, r1, lr
 8000916:	fb09 f804 	mul.w	r8, r9, r4
 800091a:	fb0e 1119 	mls	r1, lr, r9, r1
 800091e:	b292      	uxth	r2, r2
 8000920:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000924:	4542      	cmp	r2, r8
 8000926:	d229      	bcs.n	800097c <__udivmoddi4+0x2e4>
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800092e:	d2c4      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000930:	4542      	cmp	r2, r8
 8000932:	d2c2      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000934:	f1a9 0102 	sub.w	r1, r9, #2
 8000938:	443a      	add	r2, r7
 800093a:	e7be      	b.n	80008ba <__udivmoddi4+0x222>
 800093c:	45f0      	cmp	r8, lr
 800093e:	d29d      	bcs.n	800087c <__udivmoddi4+0x1e4>
 8000940:	ebbe 0302 	subs.w	r3, lr, r2
 8000944:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000948:	3801      	subs	r0, #1
 800094a:	46e1      	mov	r9, ip
 800094c:	e796      	b.n	800087c <__udivmoddi4+0x1e4>
 800094e:	eba7 0909 	sub.w	r9, r7, r9
 8000952:	4449      	add	r1, r9
 8000954:	f1a8 0c02 	sub.w	ip, r8, #2
 8000958:	fbb1 f9fe 	udiv	r9, r1, lr
 800095c:	fb09 f804 	mul.w	r8, r9, r4
 8000960:	e7db      	b.n	800091a <__udivmoddi4+0x282>
 8000962:	4673      	mov	r3, lr
 8000964:	e77f      	b.n	8000866 <__udivmoddi4+0x1ce>
 8000966:	4650      	mov	r0, sl
 8000968:	e766      	b.n	8000838 <__udivmoddi4+0x1a0>
 800096a:	4608      	mov	r0, r1
 800096c:	e6fd      	b.n	800076a <__udivmoddi4+0xd2>
 800096e:	443b      	add	r3, r7
 8000970:	3a02      	subs	r2, #2
 8000972:	e733      	b.n	80007dc <__udivmoddi4+0x144>
 8000974:	f1ac 0c02 	sub.w	ip, ip, #2
 8000978:	443b      	add	r3, r7
 800097a:	e71c      	b.n	80007b6 <__udivmoddi4+0x11e>
 800097c:	4649      	mov	r1, r9
 800097e:	e79c      	b.n	80008ba <__udivmoddi4+0x222>
 8000980:	eba1 0109 	sub.w	r1, r1, r9
 8000984:	46c4      	mov	ip, r8
 8000986:	fbb1 f9fe 	udiv	r9, r1, lr
 800098a:	fb09 f804 	mul.w	r8, r9, r4
 800098e:	e7c4      	b.n	800091a <__udivmoddi4+0x282>

08000990 <__aeabi_idiv0>:
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8000994:	b480      	push	{r7}
 8000996:	b087      	sub	sp, #28
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	70fb      	strb	r3, [r7, #3]
 80009a2:	4a12      	ldr	r2, [pc, #72]	@ (80009ec <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009ae:	78fa      	ldrb	r2, [r7, #3]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00d      	b.n	80009d6 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	3301      	adds	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	78fb      	ldrb	r3, [r7, #3]
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	429a      	cmp	r2, r3
 80009dc:	dbed      	blt.n	80009ba <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	4618      	mov	r0, r3
 80009e2:	371c      	adds	r7, #28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	080079a0 	.word	0x080079a0

080009f0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	683a      	ldr	r2, [r7, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dd02      	ble.n	8000a0a <_ZN8LEDArray8setnledsEi+0x1a>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a08:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	e00e      	b.n	8000a2e <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	2200      	movs	r2, #0
 8000a22:	4619      	mov	r1, r3
 8000a24:	f002 fe3c 	bl	80036a0 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbeb      	blt.n	8000a10 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	e00e      	b.n	8000a5c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a42:	687a      	ldr	r2, [r7, #4]
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	4413      	add	r3, r2
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4619      	mov	r1, r3
 8000a52:	f002 fe25 	bl	80036a0 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68ba      	ldr	r2, [r7, #8]
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	dbec      	blt.n	8000a3e <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	4a04      	ldr	r2, [pc, #16]	@ (8000a8c <_ZN8LEDArrayD1Ev+0x1c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4618      	mov	r0, r3
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	080079a0 	.word	0x080079a0

08000a90 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
}
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ffe9 	bl	8000a70 <_ZN8LEDArrayD1Ev>
 8000a9e:	2134      	movs	r1, #52	@ 0x34
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f005 fdf5 	bl	8006690 <_ZdlPvj>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <_ZN13funkSteckdose17delayMicrosecondsEm>:





	void delayMicroseconds(uint32_t us)
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
	{
	    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	625a      	str	r2, [r3, #36]	@ 0x24
	    HAL_TIM_Base_Start(&htim2);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 fbbe 	bl	8005248 <HAL_TIM_Base_Start>

	    while (__HAL_TIM_GET_COUNTER(&htim2) < us) {
 8000acc:	bf00      	nop
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	bf8c      	ite	hi
 8000ada:	2301      	movhi	r3, #1
 8000adc:	2300      	movls	r3, #0
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f4      	bne.n	8000ace <_ZN13funkSteckdose17delayMicrosecondsEm+0x1e>

	    }

	    HAL_TIM_Base_Stop(&htim2);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 fc15 	bl	8005318 <HAL_TIM_Base_Stop>
	}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>:
	void delay350Microseconds(int n){
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b082      	sub	sp, #8
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
 8000afe:	6039      	str	r1, [r7, #0]
		delayMicroseconds(n*350U);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8000b06:	fb02 f303 	mul.w	r3, r2, r3
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ffcf 	bl	8000ab0 <_ZN13funkSteckdose17delayMicrosecondsEm>
	}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <_ZN13funkSteckdose8transmitEii>:
	void transmit(int numberHighPulses,int numberLowPulses){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	4809      	ldr	r0, [pc, #36]	@ (8000b54 <_ZN13funkSteckdose8transmitEii+0x38>)
 8000b2e:	f002 fdb7 	bl	80036a0 <HAL_GPIO_WritePin>
		delay350Microseconds(numberHighPulses);
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f7ff ffde 	bl	8000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4805      	ldr	r0, [pc, #20]	@ (8000b54 <_ZN13funkSteckdose8transmitEii+0x38>)
 8000b40:	f002 fdae 	bl	80036a0 <HAL_GPIO_WritePin>
		delay350Microseconds(numberLowPulses);
 8000b44:	6879      	ldr	r1, [r7, #4]
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f7ff ffd5 	bl	8000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>

	}
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40020800 	.word	0x40020800

08000b58 <_ZN13funkSteckdose12sendSequenceEth>:

	void sendSequence(uint16_t bits, uint8_t length){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]
 8000b64:	4613      	mov	r3, r2
 8000b66:	707b      	strb	r3, [r7, #1]
		for(int i=0;i<10;++i){
 8000b68:	2300      	movs	r3, #0
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	e02c      	b.n	8000bc8 <_ZN13funkSteckdose12sendSequenceEth+0x70>
			for(int j=length-1;j>=0;--j){
 8000b6e:	787b      	ldrb	r3, [r7, #1]
 8000b70:	3b01      	subs	r3, #1
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	e01d      	b.n	8000bb2 <_ZN13funkSteckdose12sendSequenceEth+0x5a>
				transmit(1, 3);
 8000b76:	2203      	movs	r2, #3
 8000b78:	2101      	movs	r1, #1
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff ffce 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
				 uint8_t isOne = (bits >> j) & 1;
 8000b80:	887a      	ldrh	r2, [r7, #2]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	fa42 f303 	asr.w	r3, r2, r3
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
				if(isOne==1)
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d105      	bne.n	8000ba2 <_ZN13funkSteckdose12sendSequenceEth+0x4a>
					transmit(1, 3);
 8000b96:	2203      	movs	r2, #3
 8000b98:	2101      	movs	r1, #1
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff ffbe 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
 8000ba0:	e004      	b.n	8000bac <_ZN13funkSteckdose12sendSequenceEth+0x54>
				else transmit(3,1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2103      	movs	r1, #3
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff ffb8 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
			for(int j=length-1;j>=0;--j){
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	dade      	bge.n	8000b76 <_ZN13funkSteckdose12sendSequenceEth+0x1e>
			}
			transmit(1,31);
 8000bb8:	221f      	movs	r2, #31
 8000bba:	2101      	movs	r1, #1
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff ffad 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
		for(int i=0;i<10;++i){
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	2b09      	cmp	r3, #9
 8000bcc:	ddcf      	ble.n	8000b6e <_ZN13funkSteckdose12sendSequenceEth+0x16>
		}
	}
 8000bce:	bf00      	nop
 8000bd0:	bf00      	nop
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>:
 *      Author: daniel
 */

#include "funkSteckdose.h"

funkSteckdose::funkSteckdose(TIM_HandleTypeDef htim2_):htim2(htim2_) {
 8000bd8:	b084      	sub	sp, #16
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
 8000be2:	f107 0014 	add.w	r0, r7, #20
 8000be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000bea:	4a09      	ldr	r2, [pc, #36]	@ (8000c10 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef+0x38>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	f107 0114 	add.w	r1, r7, #20
 8000bf8:	2248      	movs	r2, #72	@ 0x48
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f006 f809 	bl	8006c12 <memcpy>
	// TODO Auto-generated constructor stub

}
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr
 8000c10:	080079b0 	.word	0x080079b0

08000c14 <_ZN13funkSteckdoseD1Ev>:

funkSteckdose::~funkSteckdose() {
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <_ZN13funkSteckdoseD1Ev+0x1c>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4618      	mov	r0, r3
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	080079b0 	.word	0x080079b0

08000c34 <_ZN13funkSteckdoseD0Ev>:
funkSteckdose::~funkSteckdose() {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
}
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ffe9 	bl	8000c14 <_ZN13funkSteckdoseD1Ev>
 8000c42:	214c      	movs	r1, #76	@ 0x4c
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f005 fd23 	bl	8006690 <_ZdlPvj>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <_ZN13funkSteckdose3einEv>:

void funkSteckdose::ein(){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000010, 12);
 8000c5c:	220c      	movs	r2, #12
 8000c5e:	f640 71c2 	movw	r1, #4034	@ 0xfc2
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff ff78 	bl	8000b58 <_ZN13funkSteckdose12sendSequenceEth>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <_Z12SteckdoseEinv>:
//bar.restleds();

HAL_Delay(100);

}
void SteckdoseEin(){
 8000c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c72:	b0a5      	sub	sp, #148	@ 0x94
 8000c74:	af10      	add	r7, sp, #64	@ 0x40
	funkSteckdose Steckdose(htim2);
 8000c76:	4e10      	ldr	r6, [pc, #64]	@ (8000cb8 <_Z12SteckdoseEinv+0x48>)
 8000c78:	f107 0c04 	add.w	ip, r7, #4
 8000c7c:	466d      	mov	r5, sp
 8000c7e:	f106 040c 	add.w	r4, r6, #12
 8000c82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c92:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000c96:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000c9a:	4660      	mov	r0, ip
 8000c9c:	f7ff ff9c 	bl	8000bd8 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>

Steckdose.ein();
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffd6 	bl	8000c54 <_ZN13funkSteckdose3einEv>
}
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ffb2 	bl	8000c14 <_ZN13funkSteckdoseD1Ev>
 8000cb0:	3754      	adds	r7, #84	@ 0x54
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	2001117c 	.word	0x2001117c

08000cbc <_Z17processHalfBufferPt>:

Steckdose.aus();

}
void processHalfBuffer(uint16_t* buf)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	@ 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61fb      	str	r3, [r7, #28]
 8000cc8:	e04c      	b.n	8000d64 <_Z17processHalfBufferPt+0xa8>
        uint32_t hi = buf[4*i];
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	61bb      	str	r3, [r7, #24]
        uint32_t lo = buf[4*i + 1];
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	3302      	adds	r3, #2
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	617b      	str	r3, [r7, #20]

        uint32_t raw = (hi << 16) | lo;
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	041b      	lsls	r3, r3, #16
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        int32_t temp = (int32_t)raw;
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	60fb      	str	r3, [r7, #12]
        int32_t pcm = temp >> 14;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	139b      	asrs	r3, r3, #14
 8000cf6:	60bb      	str	r3, [r7, #8]

        mergedFrame[i] = pcm; // oder mergedFrame[offset + i] bei Streaming
 8000cf8:	491f      	ldr	r1, [pc, #124]	@ (8000d78 <_Z17processHalfBufferPt+0xbc>)
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (isRecording && recordIndex < 16000) {
 8000d02:	4b1e      	ldr	r3, [pc, #120]	@ (8000d7c <_Z17processHalfBufferPt+0xc0>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d007      	beq.n	8000d1c <_Z17processHalfBufferPt+0x60>
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <_Z17processHalfBufferPt+0xc4>)
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8000d16:	d201      	bcs.n	8000d1c <_Z17processHalfBufferPt+0x60>
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e000      	b.n	8000d1e <_Z17processHalfBufferPt+0x62>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d01d      	beq.n	8000d5e <_Z17processHalfBufferPt+0xa2>
        	testbuffer[recordIndex++] = pcm;
 8000d22:	4b17      	ldr	r3, [pc, #92]	@ (8000d80 <_Z17processHalfBufferPt+0xc4>)
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	1c5a      	adds	r2, r3, #1
 8000d2a:	b291      	uxth	r1, r2
 8000d2c:	4a14      	ldr	r2, [pc, #80]	@ (8000d80 <_Z17processHalfBufferPt+0xc4>)
 8000d2e:	8011      	strh	r1, [r2, #0]
 8000d30:	4619      	mov	r1, r3
 8000d32:	4a14      	ldr	r2, [pc, #80]	@ (8000d84 <_Z17processHalfBufferPt+0xc8>)
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]


            if (recordIndex >= 16000) {
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <_Z17processHalfBufferPt+0xc4>)
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000d44:	4293      	cmp	r3, r2
 8000d46:	bf8c      	ite	hi
 8000d48:	2301      	movhi	r3, #1
 8000d4a:	2300      	movls	r3, #0
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d005      	beq.n	8000d5e <_Z17processHalfBufferPt+0xa2>
                isRecording = 0;   // Aufnahme beenden
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <_Z17processHalfBufferPt+0xc0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
                isFinished  = 1;
 8000d58:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <_Z17processHalfBufferPt+0xcc>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	3301      	adds	r3, #1
 8000d62:	61fb      	str	r3, [r7, #28]
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	2bf9      	cmp	r3, #249	@ 0xf9
 8000d68:	ddaf      	ble.n	8000cca <_Z17processHalfBufferPt+0xe>
            }
        }
    }
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	3724      	adds	r7, #36	@ 0x24
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	20001040 	.word	0x20001040
 8000d7c:	2000009a 	.word	0x2000009a
 8000d80:	2000009c 	.word	0x2000009c
 8000d84:	20001428 	.word	0x20001428
 8000d88:	2000009b 	.word	0x2000009b

08000d8c <HAL_I2S_RxHalfCpltCallback>:


void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a06      	ldr	r2, [pc, #24]	@ (8000db4 <HAL_I2S_RxHalfCpltCallback+0x28>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d105      	bne.n	8000daa <HAL_I2S_RxHalfCpltCallback+0x1e>
		audioHalf = 1;
 8000d9e:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[0]);
 8000da4:	4805      	ldr	r0, [pc, #20]	@ (8000dbc <HAL_I2S_RxHalfCpltCallback+0x30>)
 8000da6:	f7ff ff89 	bl	8000cbc <_Z17processHalfBufferPt>

	}

}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40003800 	.word	0x40003800
 8000db8:	20000099 	.word	0x20000099
 8000dbc:	200000a0 	.word	0x200000a0

08000dc0 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a06      	ldr	r2, [pc, #24]	@ (8000de8 <HAL_I2S_RxCpltCallback+0x28>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d105      	bne.n	8000dde <HAL_I2S_RxCpltCallback+0x1e>
		audioReady=1;
 8000dd2:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_I2S_RxCpltCallback+0x2c>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[I2S_BUF_SIZE]);
 8000dd8:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <HAL_I2S_RxCpltCallback+0x30>)
 8000dda:	f7ff ff6f 	bl	8000cbc <_Z17processHalfBufferPt>

	}
	//value = HAL_GetTick();
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40003800 	.word	0x40003800
 8000dec:	20000098 	.word	0x20000098
 8000df0:	20000870 	.word	0x20000870

08000df4 <main>:
void test_fft_link(void){
	arm_rfft_fast_instance_f32 S;
	arm_rfft_fast_init_f32(&S, 256);
}
int main(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b098      	sub	sp, #96	@ 0x60
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dfa:	f000 ffcb 	bl	8001d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dfe:	f000 f927 	bl	8001050 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e02:	f000 fb55 	bl	80014b0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000e06:	f000 fb33 	bl	8001470 <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 8000e0a:	f000 f9f1 	bl	80011f0 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 8000e0e:	f000 facf 	bl	80013b0 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8000e12:	f000 fafb 	bl	800140c <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 8000e16:	f000 f98f 	bl	8001138 <_ZL12MX_ADC1_Initv>
  MX_TIM2_Init();
 8000e1a:	f000 fa6d 	bl	80012f8 <_ZL12MX_TIM2_Initv>
  MX_I2S2_Init();
 8000e1e:	f000 fa39 	bl	8001294 <_ZL12MX_I2S2_Initv>




	  //SteckdoseAus();
	  HAL_I2S_Receive_DMA(&hi2s2, &inputBuffer[0], I2S_BUF_SIZE);
 8000e22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e26:	497b      	ldr	r1, [pc, #492]	@ (8001014 <main+0x220>)
 8000e28:	487b      	ldr	r0, [pc, #492]	@ (8001018 <main+0x224>)
 8000e2a:	f002 fd93 	bl	8003954 <HAL_I2S_Receive_DMA>
	  while (!audioReady) {
 8000e2e:	bf00      	nop
 8000e30:	4b7a      	ldr	r3, [pc, #488]	@ (800101c <main+0x228>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	bf0c      	ite	eq
 8000e3a:	2301      	moveq	r3, #1
 8000e3c:	2300      	movne	r3, #0
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d1f5      	bne.n	8000e30 <main+0x3c>

	  }
	  int16_t minVal = 32767;
 8000e44:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000e48:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	  int16_t maxVal = -32768;
 8000e4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e50:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8000e54:	2300      	movs	r3, #0
 8000e56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e58:	e020      	b.n	8000e9c <main+0xa8>
	      if (inputBuffer[i] < minVal) minVal = inputBuffer[i];
 8000e5a:	4a6e      	ldr	r2, [pc, #440]	@ (8001014 <main+0x220>)
 8000e5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e62:	461a      	mov	r2, r3
 8000e64:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	da05      	bge.n	8000e78 <main+0x84>
 8000e6c:	4a69      	ldr	r2, [pc, #420]	@ (8001014 <main+0x220>)
 8000e6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e74:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	      if (inputBuffer[i] > maxVal) maxVal = inputBuffer[i];
 8000e78:	4a66      	ldr	r2, [pc, #408]	@ (8001014 <main+0x220>)
 8000e7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e80:	461a      	mov	r2, r3
 8000e82:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8000e86:	429a      	cmp	r2, r3
 8000e88:	dd05      	ble.n	8000e96 <main+0xa2>
 8000e8a:	4a62      	ldr	r2, [pc, #392]	@ (8001014 <main+0x220>)
 8000e8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e92:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8000e96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e98:	3301      	adds	r3, #1
 8000e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea2:	dbda      	blt.n	8000e5a <main+0x66>
  while (1)
  {


	  char msg[64];
	  int32_t minVal =  std::numeric_limits<int>::max();
 8000ea4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000ea8:	657b      	str	r3, [r7, #84]	@ 0x54
	  int32_t maxVal = std::numeric_limits<int>::min();
 8000eaa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000eae:	653b      	str	r3, [r7, #80]	@ 0x50
	  int32_t peak;
	  printf("hello");
 8000eb0:	485b      	ldr	r0, [pc, #364]	@ (8001020 <main+0x22c>)
 8000eb2:	f005 fd97 	bl	80069e4 <iprintf>
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000eba:	e013      	b.n	8000ee4 <main+0xf0>
	  {
	      int32_t v = mergedFrame[i];
 8000ebc:	4a59      	ldr	r2, [pc, #356]	@ (8001024 <main+0x230>)
 8000ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec4:	643b      	str	r3, [r7, #64]	@ 0x40
	      if (v < minVal) minVal = v;
 8000ec6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	da01      	bge.n	8000ed2 <main+0xde>
 8000ece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ed0:	657b      	str	r3, [r7, #84]	@ 0x54
	      if (v > maxVal) maxVal = v;
 8000ed2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	dd01      	ble.n	8000ede <main+0xea>
 8000eda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000edc:	653b      	str	r3, [r7, #80]	@ 0x50
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8000ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee6:	2bf9      	cmp	r3, #249	@ 0xf9
 8000ee8:	dde8      	ble.n	8000ebc <main+0xc8>

	  }

	  peak = maxVal - minVal; //amplitude
 8000eea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak < 0) peak = 0;
 8000ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da01      	bge.n	8000efc <main+0x108>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak > 50000) {
 8000efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000efe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000f02:	4293      	cmp	r3, r2
 8000f04:	dd04      	ble.n	8000f10 <main+0x11c>
		  peak = 50000;
 8000f06:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8000f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  SteckdoseEin();
 8000f0c:	f7ff feb0 	bl	8000c70 <_Z12SteckdoseEinv>

	  } //can be optimized


	  int leds = round( peak / 5000);             // 010 LEDs   1500
 8000f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f12:	4a45      	ldr	r2, [pc, #276]	@ (8001028 <main+0x234>)
 8000f14:	fb82 1203 	smull	r1, r2, r2, r3
 8000f18:	12d2      	asrs	r2, r2, #11
 8000f1a:	17db      	asrs	r3, r3, #31
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fb8c 	bl	800163c <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000f24:	ec53 2b10 	vmov	r2, r3, d0
 8000f28:	4610      	mov	r0, r2
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f7ff fb74 	bl	8000618 <__aeabi_d2iz>
 8000f30:	4603      	mov	r3, r0
 8000f32:	647b      	str	r3, [r7, #68]	@ 0x44

	  bar.setnleds(leds);
 8000f34:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000f36:	483d      	ldr	r0, [pc, #244]	@ (800102c <main+0x238>)
 8000f38:	f7ff fd5a 	bl	80009f0 <_ZN8LEDArray8setnledsEi>

	  //aufnahme test

if(!isRecording && peak == 50000){
 8000f3c:	4b3c      	ldr	r3, [pc, #240]	@ (8001030 <main+0x23c>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d106      	bne.n	8000f54 <main+0x160>
 8000f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f48:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d101      	bne.n	8000f54 <main+0x160>
 8000f50:	2301      	movs	r3, #1
 8000f52:	e000      	b.n	8000f56 <main+0x162>
 8000f54:	2300      	movs	r3, #0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d01a      	beq.n	8000f90 <main+0x19c>
	isRecording = 1;
 8000f5a:	4b35      	ldr	r3, [pc, #212]	@ (8001030 <main+0x23c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	701a      	strb	r2, [r3, #0]
		  recordStart = HAL_GetTick(); //start time
 8000f60:	f000 ff7e 	bl	8001e60 <HAL_GetTick>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b32      	ldr	r3, [pc, #200]	@ (8001034 <main+0x240>)
 8000f6a:	601a      	str	r2, [r3, #0]
		  snprintf(msg, sizeof(msg), "aufnahme begiinnt...%d",1);
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	2301      	movs	r3, #1
 8000f70:	4a31      	ldr	r2, [pc, #196]	@ (8001038 <main+0x244>)
 8000f72:	2140      	movs	r1, #64	@ 0x40
 8000f74:	f005 fd48 	bl	8006a08 <sniprintf>

		 	  HAL_UART_Transmit(&huart3,(uint8_t*)msg , strlen(msg), HAL_MAX_DELAY);
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff f938 	bl	80001f0 <strlen>
 8000f80:	4603      	mov	r3, r0
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	4639      	mov	r1, r7
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f8a:	482c      	ldr	r0, [pc, #176]	@ (800103c <main+0x248>)
 8000f8c:	f004 fcbe 	bl	800590c <HAL_UART_Transmit>
}
//hrrhrhhr
	  if(isFinished){
 8000f90:	4b2b      	ldr	r3, [pc, #172]	@ (8001040 <main+0x24c>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	bf14      	ite	ne
 8000f9a:	2301      	movne	r3, #1
 8000f9c:	2300      	moveq	r3, #0
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d01e      	beq.n	8000fe2 <main+0x1ee>
		  isFinished=0;
 8000fa4:	4b26      	ldr	r3, [pc, #152]	@ (8001040 <main+0x24c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
		   duration = HAL_GetTick()-recordStart;
 8000faa:	f000 ff59 	bl	8001e60 <HAL_GetTick>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	4a20      	ldr	r2, [pc, #128]	@ (8001034 <main+0x240>)
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	1a9b      	subs	r3, r3, r2
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	4b22      	ldr	r3, [pc, #136]	@ (8001044 <main+0x250>)
 8000fba:	601a      	str	r2, [r3, #0]
		   snprintf(msg, sizeof(msg), "duration: %ld \r\n", duration);
 8000fbc:	4b21      	ldr	r3, [pc, #132]	@ (8001044 <main+0x250>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4638      	mov	r0, r7
 8000fc2:	4a21      	ldr	r2, [pc, #132]	@ (8001048 <main+0x254>)
 8000fc4:	2140      	movs	r1, #64	@ 0x40
 8000fc6:	f005 fd1f 	bl	8006a08 <sniprintf>
		   	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff f90f 	bl	80001f0 <strlen>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4639      	mov	r1, r7
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fdc:	4817      	ldr	r0, [pc, #92]	@ (800103c <main+0x248>)
 8000fde:	f004 fc95 	bl	800590c <HAL_UART_Transmit>
	  }

	  if (peak >10000 ) {
 8000fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fe4:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	f77f af5b 	ble.w	8000ea4 <main+0xb0>
	  snprintf(msg, sizeof(msg), "pcm: pk=%ld \r\n", peak);
 8000fee:	4638      	mov	r0, r7
 8000ff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ff2:	4a16      	ldr	r2, [pc, #88]	@ (800104c <main+0x258>)
 8000ff4:	2140      	movs	r1, #64	@ 0x40
 8000ff6:	f005 fd07 	bl	8006a08 <sniprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff f8f7 	bl	80001f0 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	b29a      	uxth	r2, r3
 8001006:	4639      	mov	r1, r7
 8001008:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800100c:	480b      	ldr	r0, [pc, #44]	@ (800103c <main+0x248>)
 800100e:	f004 fc7d 	bl	800590c <HAL_UART_Transmit>
//	      HAL_Delay(500);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001012:	e747      	b.n	8000ea4 <main+0xb0>
 8001014:	200000a0 	.word	0x200000a0
 8001018:	200110d4 	.word	0x200110d4
 800101c:	20000098 	.word	0x20000098
 8001020:	08007954 	.word	0x08007954
 8001024:	20001040 	.word	0x20001040
 8001028:	68db8bad 	.word	0x68db8bad
 800102c:	20010e30 	.word	0x20010e30
 8001030:	2000009a 	.word	0x2000009a
 8001034:	20010e28 	.word	0x20010e28
 8001038:	0800795c 	.word	0x0800795c
 800103c:	200111c4 	.word	0x200111c4
 8001040:	2000009b 	.word	0x2000009b
 8001044:	20010e2c 	.word	0x20010e2c
 8001048:	08007974 	.word	0x08007974
 800104c:	08007988 	.word	0x08007988

08001050 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b094      	sub	sp, #80	@ 0x50
 8001054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001056:	f107 0320 	add.w	r3, r7, #32
 800105a:	2230      	movs	r2, #48	@ 0x30
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f005 fd4b 	bl	8006afa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <_Z18SystemClock_Configv+0xe0>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	4a2c      	ldr	r2, [pc, #176]	@ (8001130 <_Z18SystemClock_Configv+0xe0>)
 800107e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001082:	6413      	str	r3, [r2, #64]	@ 0x40
 8001084:	4b2a      	ldr	r3, [pc, #168]	@ (8001130 <_Z18SystemClock_Configv+0xe0>)
 8001086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001090:	2300      	movs	r3, #0
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	4b27      	ldr	r3, [pc, #156]	@ (8001134 <_Z18SystemClock_Configv+0xe4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a26      	ldr	r2, [pc, #152]	@ (8001134 <_Z18SystemClock_Configv+0xe4>)
 800109a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <_Z18SystemClock_Configv+0xe4>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ac:	2301      	movs	r3, #1
 80010ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010b0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b6:	2302      	movs	r3, #2
 80010b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010c0:	2304      	movs	r3, #4
 80010c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010c4:	23a8      	movs	r3, #168	@ 0xa8
 80010c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010cc:	2307      	movs	r3, #7
 80010ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d0:	f107 0320 	add.w	r3, r7, #32
 80010d4:	4618      	mov	r0, r3
 80010d6:	f003 f9af 	bl	8004438 <HAL_RCC_OscConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	bf14      	ite	ne
 80010e0:	2301      	movne	r3, #1
 80010e2:	2300      	moveq	r3, #0
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80010ea:	f000 faa1 	bl	8001630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f2:	2302      	movs	r3, #2
 80010f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001104:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001106:	f107 030c 	add.w	r3, r7, #12
 800110a:	2105      	movs	r1, #5
 800110c:	4618      	mov	r0, r3
 800110e:	f003 fc0b 	bl	8004928 <HAL_RCC_ClockConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	bf14      	ite	ne
 8001118:	2301      	movne	r3, #1
 800111a:	2300      	moveq	r3, #0
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8001122:	f000 fa85 	bl	8001630 <Error_Handler>
  }
}
 8001126:	bf00      	nop
 8001128:	3750      	adds	r7, #80	@ 0x50
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40023800 	.word	0x40023800
 8001134:	40007000 	.word	0x40007000

08001138 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800113e:	463b      	mov	r3, r7
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800114a:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800114c:	4a26      	ldr	r2, [pc, #152]	@ (80011e8 <_ZL12MX_ADC1_Initv+0xb0>)
 800114e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001150:	4b24      	ldr	r3, [pc, #144]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001152:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001156:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001158:	4b22      	ldr	r3, [pc, #136]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800115e:	4b21      	ldr	r3, [pc, #132]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001166:	2200      	movs	r2, #0
 8001168:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001172:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001174:	2200      	movs	r2, #0
 8001176:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001178:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800117a:	4a1c      	ldr	r2, [pc, #112]	@ (80011ec <_ZL12MX_ADC1_Initv+0xb4>)
 800117c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800117e:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001184:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001186:	2201      	movs	r2, #1
 8001188:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800118a:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 8001194:	2201      	movs	r2, #1
 8001196:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001198:	4812      	ldr	r0, [pc, #72]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 800119a:	f000 fe91 	bl	8001ec0 <HAL_ADC_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bf14      	ite	ne
 80011a4:	2301      	movne	r3, #1
 80011a6:	2300      	moveq	r3, #0
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 80011ae:	f000 fa3f 	bl	8001630 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80011b2:	2303      	movs	r3, #3
 80011b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011b6:	2301      	movs	r3, #1
 80011b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011be:	463b      	mov	r3, r7
 80011c0:	4619      	mov	r1, r3
 80011c2:	4808      	ldr	r0, [pc, #32]	@ (80011e4 <_ZL12MX_ADC1_Initv+0xac>)
 80011c4:	f000 fec0 	bl	8001f48 <HAL_ADC_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	bf14      	ite	ne
 80011ce:	2301      	movne	r3, #1
 80011d0:	2300      	moveq	r3, #0
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 80011d8:	f000 fa2a 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20010fdc 	.word	0x20010fdc
 80011e8:	40012000 	.word	0x40012000
 80011ec:	0f000001 	.word	0x0f000001

080011f0 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80011f4:	4b21      	ldr	r3, [pc, #132]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 80011f6:	4a22      	ldr	r2, [pc, #136]	@ (8001280 <_ZL11MX_ETH_Initv+0x90>)
 80011f8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80011fa:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001200:	4b20      	ldr	r3, [pc, #128]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 8001202:	2280      	movs	r2, #128	@ 0x80
 8001204:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001206:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 8001208:	22e1      	movs	r2, #225	@ 0xe1
 800120a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800120c:	4b1d      	ldr	r3, [pc, #116]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 800120e:	2200      	movs	r2, #0
 8001210:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001212:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 8001214:	2200      	movs	r2, #0
 8001216:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001218:	4b1a      	ldr	r3, [pc, #104]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 800121a:	2200      	movs	r2, #0
 800121c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 8001220:	4a18      	ldr	r2, [pc, #96]	@ (8001284 <_ZL11MX_ETH_Initv+0x94>)
 8001222:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001224:	4b15      	ldr	r3, [pc, #84]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 8001226:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800122a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800122c:	4b13      	ldr	r3, [pc, #76]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 800122e:	4a16      	ldr	r2, [pc, #88]	@ (8001288 <_ZL11MX_ETH_Initv+0x98>)
 8001230:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 8001234:	4a15      	ldr	r2, [pc, #84]	@ (800128c <_ZL11MX_ETH_Initv+0x9c>)
 8001236:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 800123a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800123e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001240:	480e      	ldr	r0, [pc, #56]	@ (800127c <_ZL11MX_ETH_Initv+0x8c>)
 8001242:	f001 fd31 	bl	8002ca8 <HAL_ETH_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	bf14      	ite	ne
 800124c:	2301      	movne	r3, #1
 800124e:	2300      	moveq	r3, #0
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 8001256:	f000 f9eb 	bl	8001630 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800125a:	2238      	movs	r2, #56	@ 0x38
 800125c:	2100      	movs	r1, #0
 800125e:	480c      	ldr	r0, [pc, #48]	@ (8001290 <_ZL11MX_ETH_Initv+0xa0>)
 8001260:	f005 fc4b 	bl	8006afa <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001264:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <_ZL11MX_ETH_Initv+0xa0>)
 8001266:	2221      	movs	r2, #33	@ 0x21
 8001268:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800126a:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <_ZL11MX_ETH_Initv+0xa0>)
 800126c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001270:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <_ZL11MX_ETH_Initv+0xa0>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20011024 	.word	0x20011024
 8001280:	40028000 	.word	0x40028000
 8001284:	200116f0 	.word	0x200116f0
 8001288:	20010f3c 	.word	0x20010f3c
 800128c:	20010e9c 	.word	0x20010e9c
 8001290:	20010e64 	.word	0x20010e64

08001294 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 800129a:	4a16      	ldr	r2, [pc, #88]	@ (80012f4 <_ZL12MX_I2S2_Initv+0x60>)
 800129c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800129e:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012a0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80012a4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80012a6:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80012ac:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012ae:	2203      	movs	r2, #3
 80012b0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80012b8:	4b0d      	ldr	r3, [pc, #52]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012ba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80012be:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80012c0:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80012c6:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80012d2:	4807      	ldr	r0, [pc, #28]	@ (80012f0 <_ZL12MX_I2S2_Initv+0x5c>)
 80012d4:	f002 f9fe 	bl	80036d4 <HAL_I2S_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	bf14      	ite	ne
 80012de:	2301      	movne	r3, #1
 80012e0:	2300      	moveq	r3, #0
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <_ZL12MX_I2S2_Initv+0x58>
  {
    Error_Handler();
 80012e8:	f000 f9a2 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200110d4 	.word	0x200110d4
 80012f4:	40003800 	.word	0x40003800

080012f8 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0308 	add.w	r3, r7, #8
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	463b      	mov	r3, r7
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001314:	4b25      	ldr	r3, [pc, #148]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 8001316:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800131a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800131c:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 800131e:	2253      	movs	r2, #83	@ 0x53
 8001320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b22      	ldr	r3, [pc, #136]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001328:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 800132a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800132e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b1d      	ldr	r3, [pc, #116]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800133c:	481b      	ldr	r0, [pc, #108]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 800133e:	f003 ff33 	bl	80051a8 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	bf14      	ite	ne
 8001348:	2301      	movne	r3, #1
 800134a:	2300      	moveq	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001352:	f000 f96d 	bl	8001630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001356:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	4619      	mov	r1, r3
 8001362:	4812      	ldr	r0, [pc, #72]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 8001364:	f003 ffff 	bl	8005366 <HAL_TIM_ConfigClockSource>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	bf14      	ite	ne
 800136e:	2301      	movne	r3, #1
 8001370:	2300      	moveq	r3, #0
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001378:	f000 f95a 	bl	8001630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001384:	463b      	mov	r3, r7
 8001386:	4619      	mov	r1, r3
 8001388:	4808      	ldr	r0, [pc, #32]	@ (80013ac <_ZL12MX_TIM2_Initv+0xb4>)
 800138a:	f004 f9f3 	bl	8005774 <HAL_TIMEx_MasterConfigSynchronization>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	bf14      	ite	ne
 8001394:	2301      	movne	r3, #1
 8001396:	2300      	moveq	r3, #0
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 800139e:	f000 f947 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	2001117c 	.word	0x2001117c

080013b0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013b4:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013b6:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <_ZL19MX_USART3_UART_Initv+0x58>)
 80013b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ba:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013c2:	4b10      	ldr	r3, [pc, #64]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013d6:	220c      	movs	r2, #12
 80013d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013e6:	4807      	ldr	r0, [pc, #28]	@ (8001404 <_ZL19MX_USART3_UART_Initv+0x54>)
 80013e8:	f004 fa40 	bl	800586c <HAL_UART_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	bf14      	ite	ne
 80013f2:	2301      	movne	r3, #1
 80013f4:	2300      	moveq	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80013fc:	f000 f918 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200111c4 	.word	0x200111c4
 8001408:	40004800 	.word	0x40004800

0800140c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001412:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001416:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001418:	4b14      	ldr	r3, [pc, #80]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800141a:	2204      	movs	r2, #4
 800141c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001420:	2202      	movs	r2, #2
 8001422:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001426:	2200      	movs	r2, #0
 8001428:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800142c:	2202      	movs	r2, #2
 800142e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001432:	2201      	movs	r2, #1
 8001434:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001438:	2200      	movs	r2, #0
 800143a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800143e:	2200      	movs	r2, #0
 8001440:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001444:	2201      	movs	r2, #1
 8001446:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001448:	4b08      	ldr	r3, [pc, #32]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800144a:	2200      	movs	r2, #0
 800144c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800144e:	4807      	ldr	r0, [pc, #28]	@ (800146c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001450:	f002 fee2 	bl	8004218 <HAL_PCD_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	bf14      	ite	ne
 800145a:	2301      	movne	r3, #1
 800145c:	2300      	moveq	r3, #0
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8001464:	f000 f8e4 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	2001120c 	.word	0x2001120c

08001470 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <_ZL11MX_DMA_Initv+0x3c>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a0b      	ldr	r2, [pc, #44]	@ (80014ac <_ZL11MX_DMA_Initv+0x3c>)
 8001480:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <_ZL11MX_DMA_Initv+0x3c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	2100      	movs	r1, #0
 8001496:	200e      	movs	r0, #14
 8001498:	f001 f85f 	bl	800255a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800149c:	200e      	movs	r0, #14
 800149e:	f001 f878 	bl	8002592 <HAL_NVIC_EnableIRQ>

}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	@ 0x30
 80014b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b6:	f107 031c 	add.w	r3, r7, #28
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	61bb      	str	r3, [r7, #24]
 80014ca:	4b55      	ldr	r3, [pc, #340]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a54      	ldr	r2, [pc, #336]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014d0:	f043 0304 	orr.w	r3, r3, #4
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b52      	ldr	r3, [pc, #328]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	4a4d      	ldr	r2, [pc, #308]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b47      	ldr	r3, [pc, #284]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a46      	ldr	r2, [pc, #280]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b44      	ldr	r3, [pc, #272]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b40      	ldr	r3, [pc, #256]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a3f      	ldr	r2, [pc, #252]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b3d      	ldr	r3, [pc, #244]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	4b39      	ldr	r3, [pc, #228]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a38      	ldr	r2, [pc, #224]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001540:	f043 0308 	orr.w	r3, r3, #8
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b36      	ldr	r3, [pc, #216]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0308 	and.w	r3, r3, #8
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	4a31      	ldr	r2, [pc, #196]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 800155c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001560:	6313      	str	r3, [r2, #48]	@ 0x30
 8001562:	4b2f      	ldr	r3, [pc, #188]	@ (8001620 <_ZL12MX_GPIO_Initv+0x170>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	2101      	movs	r1, #1
 8001572:	482c      	ldr	r0, [pc, #176]	@ (8001624 <_ZL12MX_GPIO_Initv+0x174>)
 8001574:	f002 f894 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001578:	2200      	movs	r2, #0
 800157a:	f64c 71fb 	movw	r1, #53243	@ 0xcffb
 800157e:	482a      	ldr	r0, [pc, #168]	@ (8001628 <_ZL12MX_GPIO_Initv+0x178>)
 8001580:	f002 f88e 	bl	80036a0 <HAL_GPIO_WritePin>
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	2140      	movs	r1, #64	@ 0x40
 8001588:	4828      	ldr	r0, [pc, #160]	@ (800162c <_ZL12MX_GPIO_Initv+0x17c>)
 800158a:	f002 f889 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800158e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001594:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001598:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	4619      	mov	r1, r3
 80015a4:	481f      	ldr	r0, [pc, #124]	@ (8001624 <_ZL12MX_GPIO_Initv+0x174>)
 80015a6:	f001 fecf 	bl	8003348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	4619      	mov	r1, r3
 80015c0:	4818      	ldr	r0, [pc, #96]	@ (8001624 <_ZL12MX_GPIO_Initv+0x174>)
 80015c2:	f001 fec1 	bl	8003348 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           LD3_Pin PB15 PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80015c6:	f64c 73fb 	movw	r3, #53243	@ 0xcffb
 80015ca:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d4:	2300      	movs	r3, #0
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	4619      	mov	r1, r3
 80015de:	4812      	ldr	r0, [pc, #72]	@ (8001628 <_ZL12MX_GPIO_Initv+0x178>)
 80015e0:	f001 feb2 	bl	8003348 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015e4:	2340      	movs	r3, #64	@ 0x40
 80015e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f107 031c 	add.w	r3, r7, #28
 80015f8:	4619      	mov	r1, r3
 80015fa:	480c      	ldr	r0, [pc, #48]	@ (800162c <_ZL12MX_GPIO_Initv+0x17c>)
 80015fc:	f001 fea4 	bl	8003348 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001600:	2380      	movs	r3, #128	@ 0x80
 8001602:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001604:	2300      	movs	r3, #0
 8001606:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800160c:	f107 031c 	add.w	r3, r7, #28
 8001610:	4619      	mov	r1, r3
 8001612:	4806      	ldr	r0, [pc, #24]	@ (800162c <_ZL12MX_GPIO_Initv+0x17c>)
 8001614:	f001 fe98 	bl	8003348 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001618:	bf00      	nop
 800161a:	3730      	adds	r7, #48	@ 0x30
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40023800 	.word	0x40023800
 8001624:	40020800 	.word	0x40020800
 8001628:	40020400 	.word	0x40020400
 800162c:	40021800 	.word	0x40021800

08001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001634:	b672      	cpsid	i
}
 8001636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <Error_Handler+0x8>

0800163c <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7fe ff7d 	bl	8000544 <__aeabi_i2d>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	ec43 2b17 	vmov	d7, r2, r3
 8001652:	eeb0 0a47 	vmov.f32	s0, s14
 8001656:	eef0 0a67 	vmov.f32	s1, s15
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8001664:	230a      	movs	r3, #10
 8001666:	4a03      	ldr	r2, [pc, #12]	@ (8001674 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8001668:	4903      	ldr	r1, [pc, #12]	@ (8001678 <_Z41__static_initialization_and_destruction_0v+0x18>)
 800166a:	4804      	ldr	r0, [pc, #16]	@ (800167c <_Z41__static_initialization_and_destruction_0v+0x1c>)
 800166c:	f7ff f992 	bl	8000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000000 	.word	0x20000000
 8001678:	40020400 	.word	0x40020400
 800167c:	20010e30 	.word	0x20010e30

08001680 <_Z41__static_initialization_and_destruction_1v>:
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <_Z41__static_initialization_and_destruction_1v+0x10>)
 8001686:	f7ff f9f3 	bl	8000a70 <_ZN8LEDArrayD1Ev>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20010e30 	.word	0x20010e30

08001694 <_GLOBAL__sub_I_audioReady>:
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
 8001698:	f7ff ffe2 	bl	8001660 <_Z41__static_initialization_and_destruction_0v>
 800169c:	bd80      	pop	{r7, pc}

0800169e <_GLOBAL__sub_D_audioReady>:
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	f7ff ffed 	bl	8001680 <_Z41__static_initialization_and_destruction_1v>
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b6:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016be:	4b0d      	ldr	r3, [pc, #52]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a08      	ldr	r2, [pc, #32]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a17      	ldr	r2, [pc, #92]	@ (8001774 <HAL_ADC_MspInit+0x7c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d127      	bne.n	800176a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a15      	ldr	r2, [pc, #84]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <HAL_ADC_MspInit+0x80>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001752:	2308      	movs	r3, #8
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001756:	2303      	movs	r3, #3
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	@ (800177c <HAL_ADC_MspInit+0x84>)
 8001766:	f001 fdef 	bl	8003348 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	@ 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40012000 	.word	0x40012000
 8001778:	40023800 	.word	0x40023800
 800177c:	40020000 	.word	0x40020000

08001780 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08e      	sub	sp, #56	@ 0x38
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a55      	ldr	r2, [pc, #340]	@ (80018f4 <HAL_ETH_MspInit+0x174>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	f040 80a4 	bne.w	80018ec <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80017a4:	2300      	movs	r3, #0
 80017a6:	623b      	str	r3, [r7, #32]
 80017a8:	4b53      	ldr	r3, [pc, #332]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ac:	4a52      	ldr	r2, [pc, #328]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b4:	4b50      	ldr	r3, [pc, #320]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017bc:	623b      	str	r3, [r7, #32]
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
 80017c4:	4b4c      	ldr	r3, [pc, #304]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c8:	4a4b      	ldr	r2, [pc, #300]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80017ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d0:	4b49      	ldr	r3, [pc, #292]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017d8:	61fb      	str	r3, [r7, #28]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	2300      	movs	r3, #0
 80017de:	61bb      	str	r3, [r7, #24]
 80017e0:	4b45      	ldr	r3, [pc, #276]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e4:	4a44      	ldr	r2, [pc, #272]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80017ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ec:	4b42      	ldr	r3, [pc, #264]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80017f4:	61bb      	str	r3, [r7, #24]
 80017f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	4b3e      	ldr	r3, [pc, #248]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001800:	4a3d      	ldr	r2, [pc, #244]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001802:	f043 0304 	orr.w	r3, r3, #4
 8001806:	6313      	str	r3, [r2, #48]	@ 0x30
 8001808:	4b3b      	ldr	r3, [pc, #236]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 800180a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	4b37      	ldr	r3, [pc, #220]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 800181a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181c:	4a36      	ldr	r2, [pc, #216]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6313      	str	r3, [r2, #48]	@ 0x30
 8001824:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001830:	2300      	movs	r3, #0
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	4b30      	ldr	r3, [pc, #192]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001838:	4a2f      	ldr	r2, [pc, #188]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 800183a:	f043 0302 	orr.w	r3, r3, #2
 800183e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001840:	4b2d      	ldr	r3, [pc, #180]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	4b29      	ldr	r3, [pc, #164]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001854:	4a28      	ldr	r2, [pc, #160]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 8001856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800185a:	6313      	str	r3, [r2, #48]	@ 0x30
 800185c:	4b26      	ldr	r3, [pc, #152]	@ (80018f8 <HAL_ETH_MspInit+0x178>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001868:	2332      	movs	r3, #50	@ 0x32
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001878:	230b      	movs	r3, #11
 800187a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001880:	4619      	mov	r1, r3
 8001882:	481e      	ldr	r0, [pc, #120]	@ (80018fc <HAL_ETH_MspInit+0x17c>)
 8001884:	f001 fd60 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001888:	2386      	movs	r3, #134	@ 0x86
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001898:	230b      	movs	r3, #11
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	4817      	ldr	r0, [pc, #92]	@ (8001900 <HAL_ETH_MspInit+0x180>)
 80018a4:	f001 fd50 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018ba:	230b      	movs	r3, #11
 80018bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80018be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c2:	4619      	mov	r1, r3
 80018c4:	480f      	ldr	r0, [pc, #60]	@ (8001904 <HAL_ETH_MspInit+0x184>)
 80018c6:	f001 fd3f 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80018ca:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d0:	2302      	movs	r3, #2
 80018d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018dc:	230b      	movs	r3, #11
 80018de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e4:	4619      	mov	r1, r3
 80018e6:	4808      	ldr	r0, [pc, #32]	@ (8001908 <HAL_ETH_MspInit+0x188>)
 80018e8:	f001 fd2e 	bl	8003348 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80018ec:	bf00      	nop
 80018ee:	3738      	adds	r7, #56	@ 0x38
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40028000 	.word	0x40028000
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020000 	.word	0x40020000
 8001904:	40020400 	.word	0x40020400
 8001908:	40021800 	.word	0x40021800

0800190c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b098      	sub	sp, #96	@ 0x60
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	2230      	movs	r2, #48	@ 0x30
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f005 f8e4 	bl	8006afa <memset>
  if(hi2s->Instance==SPI2)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a59      	ldr	r2, [pc, #356]	@ (8001a9c <HAL_I2S_MspInit+0x190>)
 8001938:	4293      	cmp	r3, r2
 800193a:	f040 80aa 	bne.w	8001a92 <HAL_I2S_MspInit+0x186>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800193e:	2301      	movs	r3, #1
 8001940:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001942:	23c0      	movs	r3, #192	@ 0xc0
 8001944:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001946:	2302      	movs	r3, #2
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	4618      	mov	r0, r3
 8001950:	f003 fa0a 	bl	8004d68 <HAL_RCCEx_PeriphCLKConfig>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800195a:	f7ff fe69 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
 8001962:	4b4f      	ldr	r3, [pc, #316]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	4a4e      	ldr	r2, [pc, #312]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 8001968:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800196c:	6413      	str	r3, [r2, #64]	@ 0x40
 800196e:	4b4c      	ldr	r3, [pc, #304]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	4b48      	ldr	r3, [pc, #288]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a47      	ldr	r2, [pc, #284]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 8001984:	f043 0304 	orr.w	r3, r3, #4
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b45      	ldr	r3, [pc, #276]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0304 	and.w	r3, r3, #4
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	4b41      	ldr	r3, [pc, #260]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a40      	ldr	r2, [pc, #256]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	4b3a      	ldr	r3, [pc, #232]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a39      	ldr	r2, [pc, #228]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 80019bc:	f043 0308 	orr.w	r3, r3, #8
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b37      	ldr	r3, [pc, #220]	@ (8001aa0 <HAL_I2S_MspInit+0x194>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PD3     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019ce:	2308      	movs	r3, #8
 80019d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d2:	2302      	movs	r3, #2
 80019d4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019de:	2305      	movs	r3, #5
 80019e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80019e6:	4619      	mov	r1, r3
 80019e8:	482e      	ldr	r0, [pc, #184]	@ (8001aa4 <HAL_I2S_MspInit+0x198>)
 80019ea:	f001 fcad 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a00:	2305      	movs	r3, #5
 8001a02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a04:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4827      	ldr	r0, [pc, #156]	@ (8001aa8 <HAL_I2S_MspInit+0x19c>)
 8001a0c:	f001 fc9c 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a10:	2308      	movs	r3, #8
 8001a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a20:	2305      	movs	r3, #5
 8001a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a24:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4820      	ldr	r0, [pc, #128]	@ (8001aac <HAL_I2S_MspInit+0x1a0>)
 8001a2c:	f001 fc8c 	bl	8003348 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001a30:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <HAL_I2S_MspInit+0x1a8>)
 8001a34:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001a36:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a42:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a48:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a4e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a50:	4b17      	ldr	r3, [pc, #92]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a56:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a58:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a5e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001a60:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a66:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a6a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a6e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a70:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001a76:	480e      	ldr	r0, [pc, #56]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a78:	f000 fda6 	bl	80025c8 <HAL_DMA_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <HAL_I2S_MspInit+0x17a>
    {
      Error_Handler();
 8001a82:	f7ff fdd5 	bl	8001630 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a09      	ldr	r2, [pc, #36]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a8c:	4a08      	ldr	r2, [pc, #32]	@ (8001ab0 <HAL_I2S_MspInit+0x1a4>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001a92:	bf00      	nop
 8001a94:	3760      	adds	r7, #96	@ 0x60
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40003800 	.word	0x40003800
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020800 	.word	0x40020800
 8001aa8:	40020400 	.word	0x40020400
 8001aac:	40020c00 	.word	0x40020c00
 8001ab0:	2001111c 	.word	0x2001111c
 8001ab4:	40026058 	.word	0x40026058

08001ab8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac8:	d10d      	bne.n	8001ae6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <HAL_TIM_Base_MspInit+0x3c>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <HAL_TIM_Base_MspInit+0x3c>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <HAL_TIM_Base_MspInit+0x3c>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800

08001af8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	@ 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a19      	ldr	r2, [pc, #100]	@ (8001b7c <HAL_UART_MspInit+0x84>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d12c      	bne.n	8001b74 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	4a17      	ldr	r2, [pc, #92]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a10      	ldr	r2, [pc, #64]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b40:	f043 0308 	orr.w	r3, r3, #8
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <HAL_UART_MspInit+0x88>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001b52:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b60:	2303      	movs	r3, #3
 8001b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b64:	2307      	movs	r3, #7
 8001b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4805      	ldr	r0, [pc, #20]	@ (8001b84 <HAL_UART_MspInit+0x8c>)
 8001b70:	f001 fbea 	bl	8003348 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001b74:	bf00      	nop
 8001b76:	3728      	adds	r7, #40	@ 0x28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40004800 	.word	0x40004800
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40020c00 	.word	0x40020c00

08001b88 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08a      	sub	sp, #40	@ 0x28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ba8:	d13f      	bne.n	8001c2a <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	4b21      	ldr	r3, [pc, #132]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a20      	ldr	r2, [pc, #128]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001bc6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bd8:	230a      	movs	r3, #10
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	4619      	mov	r1, r3
 8001be2:	4815      	ldr	r0, [pc, #84]	@ (8001c38 <HAL_PCD_MspInit+0xb0>)
 8001be4:	f001 fbb0 	bl	8003348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	480e      	ldr	r0, [pc, #56]	@ (8001c38 <HAL_PCD_MspInit+0xb0>)
 8001bfe:	f001 fba3 	bl	8003348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c02:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c06:	4a0b      	ldr	r2, [pc, #44]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c0c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	4a07      	ldr	r2, [pc, #28]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c1e:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_PCD_MspInit+0xac>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001c2a:	bf00      	nop
 8001c2c:	3728      	adds	r7, #40	@ 0x28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40020000 	.word	0x40020000

08001c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <NMI_Handler+0x4>

08001c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <MemManage_Handler+0x4>

08001c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c92:	f000 f8d1 	bl	8001e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001ca0:	4802      	ldr	r0, [pc, #8]	@ (8001cac <DMA1_Stream3_IRQHandler+0x10>)
 8001ca2:	f000 fd97 	bl	80027d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2001111c 	.word	0x2001111c

08001cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb8:	4a14      	ldr	r2, [pc, #80]	@ (8001d0c <_sbrk+0x5c>)
 8001cba:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <_sbrk+0x60>)
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc4:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <_sbrk+0x64>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <_sbrk+0x64>)
 8001cce:	4a12      	ldr	r2, [pc, #72]	@ (8001d18 <_sbrk+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d207      	bcs.n	8001cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce0:	f004 ff6a 	bl	8006bb8 <__errno>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cee:	e009      	b.n	8001d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <_sbrk+0x64>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cf6:	4b07      	ldr	r3, [pc, #28]	@ (8001d14 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <_sbrk+0x64>)
 8001d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d02:	68fb      	ldr	r3, [r7, #12]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20030000 	.word	0x20030000
 8001d10:	00000800 	.word	0x00000800
 8001d14:	200116f8 	.word	0x200116f8
 8001d18:	20011850 	.word	0x20011850

08001d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <SystemInit+0x20>)
 8001d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <SystemInit+0x20>)
 8001d28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d44:	f7ff ffea 	bl	8001d1c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d48:	480c      	ldr	r0, [pc, #48]	@ (8001d7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4a:	490d      	ldr	r1, [pc, #52]	@ (8001d80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d50:	e002      	b.n	8001d58 <LoopCopyDataInit>

08001d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d56:	3304      	adds	r3, #4

08001d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d5c:	d3f9      	bcc.n	8001d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d60:	4c0a      	ldr	r4, [pc, #40]	@ (8001d8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d64:	e001      	b.n	8001d6a <LoopFillZerobss>

08001d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d68:	3204      	adds	r2, #4

08001d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d6c:	d3fb      	bcc.n	8001d66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d6e:	f004 ff29 	bl	8006bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d72:	f7ff f83f 	bl	8000df4 <main>
  bx  lr    
 8001d76:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d78:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d80:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001d84:	08007a24 	.word	0x08007a24
  ldr r2, =_sbss
 8001d88:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001d8c:	2001184c 	.word	0x2001184c

08001d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d90:	e7fe      	b.n	8001d90 <ADC_IRQHandler>
	...

08001d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d98:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <HAL_Init+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <HAL_Init+0x40>)
 8001d9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001da4:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <HAL_Init+0x40>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd4 <HAL_Init+0x40>)
 8001daa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db0:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <HAL_Init+0x40>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a07      	ldr	r2, [pc, #28]	@ (8001dd4 <HAL_Init+0x40>)
 8001db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dbc:	2003      	movs	r0, #3
 8001dbe:	f000 fbc1 	bl	8002544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	f000 f808 	bl	8001dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc8:	f7ff fc6e 	bl	80016a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40023c00 	.word	0x40023c00

08001dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de0:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <HAL_InitTick+0x54>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_InitTick+0x58>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4619      	mov	r1, r3
 8001dea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 fbd9 	bl	80025ae <HAL_SYSTICK_Config>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e00e      	b.n	8001e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b0f      	cmp	r3, #15
 8001e0a:	d80a      	bhi.n	8001e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e14:	f000 fba1 	bl	800255a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e18:	4a06      	ldr	r2, [pc, #24]	@ (8001e34 <HAL_InitTick+0x5c>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	e000      	b.n	8001e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000014 	.word	0x20000014
 8001e30:	2000001c 	.word	0x2000001c
 8001e34:	20000018 	.word	0x20000018

08001e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_IncTick+0x20>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <HAL_IncTick+0x24>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4413      	add	r3, r2
 8001e48:	4a04      	ldr	r2, [pc, #16]	@ (8001e5c <HAL_IncTick+0x24>)
 8001e4a:	6013      	str	r3, [r2, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2000001c 	.word	0x2000001c
 8001e5c:	200116fc 	.word	0x200116fc

08001e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return uwTick;
 8001e64:	4b03      	ldr	r3, [pc, #12]	@ (8001e74 <HAL_GetTick+0x14>)
 8001e66:	681b      	ldr	r3, [r3, #0]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	200116fc 	.word	0x200116fc

08001e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e80:	f7ff ffee 	bl	8001e60 <HAL_GetTick>
 8001e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e90:	d005      	beq.n	8001e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_Delay+0x44>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e9e:	bf00      	nop
 8001ea0:	f7ff ffde 	bl	8001e60 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d8f7      	bhi.n	8001ea0 <HAL_Delay+0x28>
  {
  }
}
 8001eb0:	bf00      	nop
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000001c 	.word	0x2000001c

08001ec0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e033      	b.n	8001f3e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d109      	bne.n	8001ef2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff fc0a 	bl	80016f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 0310 	and.w	r3, r3, #16
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d118      	bne.n	8001f30 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f06:	f023 0302 	bic.w	r3, r3, #2
 8001f0a:	f043 0202 	orr.w	r2, r3, #2
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f94a 	bl	80021ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f023 0303 	bic.w	r3, r3, #3
 8001f26:	f043 0201 	orr.w	r2, r3, #1
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f2e:	e001      	b.n	8001f34 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1c>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e113      	b.n	800218c <HAL_ADC_ConfigChannel+0x244>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d925      	bls.n	8001fc0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68d9      	ldr	r1, [r3, #12]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	461a      	mov	r2, r3
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	3b1e      	subs	r3, #30
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43da      	mvns	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	400a      	ands	r2, r1
 8001f98:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68d9      	ldr	r1, [r3, #12]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	4603      	mov	r3, r0
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4403      	add	r3, r0
 8001fb2:	3b1e      	subs	r3, #30
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	e022      	b.n	8002006 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6919      	ldr	r1, [r3, #16]
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4613      	mov	r3, r2
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	4413      	add	r3, r2
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43da      	mvns	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6919      	ldr	r1, [r3, #16]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4403      	add	r3, r0
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b06      	cmp	r3, #6
 800200c:	d824      	bhi.n	8002058 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b05      	subs	r3, #5
 8002020:	221f      	movs	r2, #31
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	400a      	ands	r2, r1
 800202e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	4618      	mov	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b05      	subs	r3, #5
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	635a      	str	r2, [r3, #52]	@ 0x34
 8002056:	e04c      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b0c      	cmp	r3, #12
 800205e:	d824      	bhi.n	80020aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	3b23      	subs	r3, #35	@ 0x23
 8002072:	221f      	movs	r2, #31
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43da      	mvns	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	400a      	ands	r2, r1
 8002080:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	b29b      	uxth	r3, r3
 800208e:	4618      	mov	r0, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3b23      	subs	r3, #35	@ 0x23
 800209c:	fa00 f203 	lsl.w	r2, r0, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a8:	e023      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	3b41      	subs	r3, #65	@ 0x41
 80020bc:	221f      	movs	r2, #31
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	400a      	ands	r2, r1
 80020ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	4618      	mov	r0, r3
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	3b41      	subs	r3, #65	@ 0x41
 80020e6:	fa00 f203 	lsl.w	r2, r0, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f2:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <HAL_ADC_ConfigChannel+0x250>)
 80020f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a28      	ldr	r2, [pc, #160]	@ (800219c <HAL_ADC_ConfigChannel+0x254>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d10f      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x1d8>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b12      	cmp	r3, #18
 8002106:	d10b      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1d      	ldr	r2, [pc, #116]	@ (800219c <HAL_ADC_ConfigChannel+0x254>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d12b      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1c      	ldr	r2, [pc, #112]	@ (80021a0 <HAL_ADC_ConfigChannel+0x258>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d003      	beq.n	800213c <HAL_ADC_ConfigChannel+0x1f4>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b11      	cmp	r3, #17
 800213a:	d122      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a11      	ldr	r2, [pc, #68]	@ (80021a0 <HAL_ADC_ConfigChannel+0x258>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d111      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800215e:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a11      	ldr	r2, [pc, #68]	@ (80021a8 <HAL_ADC_ConfigChannel+0x260>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	0c9a      	lsrs	r2, r3, #18
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002174:	e002      	b.n	800217c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	3b01      	subs	r3, #1
 800217a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f9      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40012300 	.word	0x40012300
 800219c:	40012000 	.word	0x40012000
 80021a0:	10000012 	.word	0x10000012
 80021a4:	20000014 	.word	0x20000014
 80021a8:	431bde83 	.word	0x431bde83

080021ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021b4:	4b79      	ldr	r3, [pc, #484]	@ (800239c <ADC_Init+0x1f0>)
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	431a      	orrs	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	021a      	lsls	r2, r3, #8
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002204:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6859      	ldr	r1, [r3, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002226:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6899      	ldr	r1, [r3, #8]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68da      	ldr	r2, [r3, #12]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223e:	4a58      	ldr	r2, [pc, #352]	@ (80023a0 <ADC_Init+0x1f4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d022      	beq.n	800228a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002252:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6899      	ldr	r1, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	430a      	orrs	r2, r1
 8002264:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002274:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6899      	ldr	r1, [r3, #8]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	e00f      	b.n	80022aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002298:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0202 	bic.w	r2, r2, #2
 80022b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6899      	ldr	r1, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7e1b      	ldrb	r3, [r3, #24]
 80022c4:	005a      	lsls	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01b      	beq.n	8002310 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80022f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6859      	ldr	r1, [r3, #4]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002302:	3b01      	subs	r3, #1
 8002304:	035a      	lsls	r2, r3, #13
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	e007      	b.n	8002320 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800231e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800232e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	3b01      	subs	r3, #1
 800233c:	051a      	lsls	r2, r3, #20
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002354:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6899      	ldr	r1, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002362:	025a      	lsls	r2, r3, #9
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800237a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6899      	ldr	r1, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	029a      	lsls	r2, r3, #10
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	609a      	str	r2, [r3, #8]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40012300 	.word	0x40012300
 80023a0:	0f000001 	.word	0x0f000001

080023a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023c0:	4013      	ands	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d6:	4a04      	ldr	r2, [pc, #16]	@ (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	60d3      	str	r3, [r2, #12]
}
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f0:	4b04      	ldr	r3, [pc, #16]	@ (8002404 <__NVIC_GetPriorityGrouping+0x18>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	0a1b      	lsrs	r3, r3, #8
 80023f6:	f003 0307 	and.w	r3, r3, #7
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	2b00      	cmp	r3, #0
 8002418:	db0b      	blt.n	8002432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	f003 021f 	and.w	r2, r3, #31
 8002420:	4907      	ldr	r1, [pc, #28]	@ (8002440 <__NVIC_EnableIRQ+0x38>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2001      	movs	r0, #1
 800242a:	fa00 f202 	lsl.w	r2, r0, r2
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	e000e100 	.word	0xe000e100

08002444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002454:	2b00      	cmp	r3, #0
 8002456:	db0a      	blt.n	800246e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	b2da      	uxtb	r2, r3
 800245c:	490c      	ldr	r1, [pc, #48]	@ (8002490 <__NVIC_SetPriority+0x4c>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	0112      	lsls	r2, r2, #4
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	440b      	add	r3, r1
 8002468:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800246c:	e00a      	b.n	8002484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4908      	ldr	r1, [pc, #32]	@ (8002494 <__NVIC_SetPriority+0x50>)
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	3b04      	subs	r3, #4
 800247c:	0112      	lsls	r2, r2, #4
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	440b      	add	r3, r1
 8002482:	761a      	strb	r2, [r3, #24]
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000e100 	.word	0xe000e100
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002498:	b480      	push	{r7}
 800249a:	b089      	sub	sp, #36	@ 0x24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f1c3 0307 	rsb	r3, r3, #7
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	bf28      	it	cs
 80024b6:	2304      	movcs	r3, #4
 80024b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3304      	adds	r3, #4
 80024be:	2b06      	cmp	r3, #6
 80024c0:	d902      	bls.n	80024c8 <NVIC_EncodePriority+0x30>
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3b03      	subs	r3, #3
 80024c6:	e000      	b.n	80024ca <NVIC_EncodePriority+0x32>
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43da      	mvns	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	401a      	ands	r2, r3
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ea:	43d9      	mvns	r1, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f0:	4313      	orrs	r3, r2
         );
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3724      	adds	r7, #36	@ 0x24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3b01      	subs	r3, #1
 800250c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002510:	d301      	bcc.n	8002516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002512:	2301      	movs	r3, #1
 8002514:	e00f      	b.n	8002536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002516:	4a0a      	ldr	r2, [pc, #40]	@ (8002540 <SysTick_Config+0x40>)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3b01      	subs	r3, #1
 800251c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251e:	210f      	movs	r1, #15
 8002520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002524:	f7ff ff8e 	bl	8002444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <SysTick_Config+0x40>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252e:	4b04      	ldr	r3, [pc, #16]	@ (8002540 <SysTick_Config+0x40>)
 8002530:	2207      	movs	r2, #7
 8002532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	e000e010 	.word	0xe000e010

08002544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff29 	bl	80023a4 <__NVIC_SetPriorityGrouping>
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	4603      	mov	r3, r0
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002568:	2300      	movs	r3, #0
 800256a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800256c:	f7ff ff3e 	bl	80023ec <__NVIC_GetPriorityGrouping>
 8002570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	6978      	ldr	r0, [r7, #20]
 8002578:	f7ff ff8e 	bl	8002498 <NVIC_EncodePriority>
 800257c:	4602      	mov	r2, r0
 800257e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002582:	4611      	mov	r1, r2
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff5d 	bl	8002444 <__NVIC_SetPriority>
}
 800258a:	bf00      	nop
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b082      	sub	sp, #8
 8002596:	af00      	add	r7, sp, #0
 8002598:	4603      	mov	r3, r0
 800259a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff31 	bl	8002408 <__NVIC_EnableIRQ>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ffa2 	bl	8002500 <SysTick_Config>
 80025bc:	4603      	mov	r3, r0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025d4:	f7ff fc44 	bl	8001e60 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e099      	b.n	8002718 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0201 	bic.w	r2, r2, #1
 8002602:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002604:	e00f      	b.n	8002626 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002606:	f7ff fc2b 	bl	8001e60 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b05      	cmp	r3, #5
 8002612:	d908      	bls.n	8002626 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2220      	movs	r2, #32
 8002618:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2203      	movs	r2, #3
 800261e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e078      	b.n	8002718 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1e8      	bne.n	8002606 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	4b38      	ldr	r3, [pc, #224]	@ (8002720 <HAL_DMA_Init+0x158>)
 8002640:	4013      	ands	r3, r2
 8002642:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002652:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800265e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4313      	orrs	r3, r2
 8002676:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267c:	2b04      	cmp	r3, #4
 800267e:	d107      	bne.n	8002690 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002688:	4313      	orrs	r3, r2
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	4313      	orrs	r3, r2
 800268e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	f023 0307 	bic.w	r3, r3, #7
 80026a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d117      	bne.n	80026ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00e      	beq.n	80026ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 fa6f 	bl	8002bb0 <DMA_CheckFifoParam>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2240      	movs	r2, #64	@ 0x40
 80026dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80026e6:	2301      	movs	r3, #1
 80026e8:	e016      	b.n	8002718 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 fa26 	bl	8002b44 <DMA_CalcBaseAndBitshift>
 80026f8:	4603      	mov	r3, r0
 80026fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002700:	223f      	movs	r2, #63	@ 0x3f
 8002702:	409a      	lsls	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3718      	adds	r7, #24
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	f010803f 	.word	0xf010803f

08002724 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
 8002730:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_DMA_Start_IT+0x26>
 8002746:	2302      	movs	r3, #2
 8002748:	e040      	b.n	80027cc <HAL_DMA_Start_IT+0xa8>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b01      	cmp	r3, #1
 800275c:	d12f      	bne.n	80027be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2202      	movs	r2, #2
 8002762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f9b8 	bl	8002ae8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277c:	223f      	movs	r2, #63	@ 0x3f
 800277e:	409a      	lsls	r2, r3
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0216 	orr.w	r2, r2, #22
 8002792:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	2b00      	cmp	r3, #0
 800279a:	d007      	beq.n	80027ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0208 	orr.w	r2, r2, #8
 80027aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0201 	orr.w	r2, r2, #1
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e005      	b.n	80027ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027c6:	2302      	movs	r3, #2
 80027c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027e0:	4b8e      	ldr	r3, [pc, #568]	@ (8002a1c <HAL_DMA_IRQHandler+0x248>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002a20 <HAL_DMA_IRQHandler+0x24c>)
 80027e6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ea:	0a9b      	lsrs	r3, r3, #10
 80027ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	2208      	movs	r2, #8
 8002800:	409a      	lsls	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	4013      	ands	r3, r2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d01a      	beq.n	8002840 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d013      	beq.n	8002840 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0204 	bic.w	r2, r2, #4
 8002826:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282c:	2208      	movs	r2, #8
 800282e:	409a      	lsls	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002838:	f043 0201 	orr.w	r2, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002844:	2201      	movs	r2, #1
 8002846:	409a      	lsls	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d012      	beq.n	8002876 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00b      	beq.n	8002876 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002862:	2201      	movs	r2, #1
 8002864:	409a      	lsls	r2, r3
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800286e:	f043 0202 	orr.w	r2, r3, #2
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	2204      	movs	r2, #4
 800287c:	409a      	lsls	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4013      	ands	r3, r2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d012      	beq.n	80028ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00b      	beq.n	80028ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002898:	2204      	movs	r2, #4
 800289a:	409a      	lsls	r2, r3
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a4:	f043 0204 	orr.w	r2, r3, #4
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b0:	2210      	movs	r2, #16
 80028b2:	409a      	lsls	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d043      	beq.n	8002944 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d03c      	beq.n	8002944 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ce:	2210      	movs	r2, #16
 80028d0:	409a      	lsls	r2, r3
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d018      	beq.n	8002916 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d108      	bne.n	8002904 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d024      	beq.n	8002944 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
 8002902:	e01f      	b.n	8002944 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01b      	beq.n	8002944 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	4798      	blx	r3
 8002914:	e016      	b.n	8002944 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002920:	2b00      	cmp	r3, #0
 8002922:	d107      	bne.n	8002934 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0208 	bic.w	r2, r2, #8
 8002932:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002948:	2220      	movs	r2, #32
 800294a:	409a      	lsls	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 808f 	beq.w	8002a74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0310 	and.w	r3, r3, #16
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 8087 	beq.w	8002a74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296a:	2220      	movs	r2, #32
 800296c:	409a      	lsls	r2, r3
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b05      	cmp	r3, #5
 800297c:	d136      	bne.n	80029ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0216 	bic.w	r2, r2, #22
 800298c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	695a      	ldr	r2, [r3, #20]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800299c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d103      	bne.n	80029ae <HAL_DMA_IRQHandler+0x1da>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0208 	bic.w	r2, r2, #8
 80029bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c2:	223f      	movs	r2, #63	@ 0x3f
 80029c4:	409a      	lsls	r2, r3
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d07e      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	4798      	blx	r3
        }
        return;
 80029ea:	e079      	b.n	8002ae0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d01d      	beq.n	8002a36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10d      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d031      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	4798      	blx	r3
 8002a18:	e02c      	b.n	8002a74 <HAL_DMA_IRQHandler+0x2a0>
 8002a1a:	bf00      	nop
 8002a1c:	20000014 	.word	0x20000014
 8002a20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d023      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	4798      	blx	r3
 8002a34:	e01e      	b.n	8002a74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10f      	bne.n	8002a64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0210 	bic.w	r2, r2, #16
 8002a52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d032      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d022      	beq.n	8002ace <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2205      	movs	r2, #5
 8002a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0201 	bic.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	60bb      	str	r3, [r7, #8]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d307      	bcc.n	8002abc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f2      	bne.n	8002aa0 <HAL_DMA_IRQHandler+0x2cc>
 8002aba:	e000      	b.n	8002abe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002abc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
 8002ade:	e000      	b.n	8002ae2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ae0:	bf00      	nop
    }
  }
}
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
 8002af4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b04:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b40      	cmp	r3, #64	@ 0x40
 8002b14:	d108      	bne.n	8002b28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b26:	e007      	b.n	8002b38 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	60da      	str	r2, [r3, #12]
}
 8002b38:	bf00      	nop
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	3b10      	subs	r3, #16
 8002b54:	4a14      	ldr	r2, [pc, #80]	@ (8002ba8 <DMA_CalcBaseAndBitshift+0x64>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	091b      	lsrs	r3, r3, #4
 8002b5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b5e:	4a13      	ldr	r2, [pc, #76]	@ (8002bac <DMA_CalcBaseAndBitshift+0x68>)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4413      	add	r3, r2
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	461a      	mov	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d909      	bls.n	8002b86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b7a:	f023 0303 	bic.w	r3, r3, #3
 8002b7e:	1d1a      	adds	r2, r3, #4
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b84:	e007      	b.n	8002b96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b8e:	f023 0303 	bic.w	r3, r3, #3
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	aaaaaaab 	.word	0xaaaaaaab
 8002bac:	080079d0 	.word	0x080079d0

08002bb0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d11f      	bne.n	8002c0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d856      	bhi.n	8002c7e <DMA_CheckFifoParam+0xce>
 8002bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd8 <DMA_CheckFifoParam+0x28>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002be9 	.word	0x08002be9
 8002bdc:	08002bfb 	.word	0x08002bfb
 8002be0:	08002be9 	.word	0x08002be9
 8002be4:	08002c7f 	.word	0x08002c7f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d046      	beq.n	8002c82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bf8:	e043      	b.n	8002c82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c02:	d140      	bne.n	8002c86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c08:	e03d      	b.n	8002c86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c12:	d121      	bne.n	8002c58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2b03      	cmp	r3, #3
 8002c18:	d837      	bhi.n	8002c8a <DMA_CheckFifoParam+0xda>
 8002c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c20 <DMA_CheckFifoParam+0x70>)
 8002c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c20:	08002c31 	.word	0x08002c31
 8002c24:	08002c37 	.word	0x08002c37
 8002c28:	08002c31 	.word	0x08002c31
 8002c2c:	08002c49 	.word	0x08002c49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
      break;
 8002c34:	e030      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d025      	beq.n	8002c8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c46:	e022      	b.n	8002c8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c50:	d11f      	bne.n	8002c92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c56:	e01c      	b.n	8002c92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d903      	bls.n	8002c66 <DMA_CheckFifoParam+0xb6>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d003      	beq.n	8002c6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c64:	e018      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6a:	e015      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00e      	beq.n	8002c96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c7c:	e00b      	b.n	8002c96 <DMA_CheckFifoParam+0xe6>
      break;
 8002c7e:	bf00      	nop
 8002c80:	e00a      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;
 8002c82:	bf00      	nop
 8002c84:	e008      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;
 8002c86:	bf00      	nop
 8002c88:	e006      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;
 8002c8a:	bf00      	nop
 8002c8c:	e004      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;
 8002c8e:	bf00      	nop
 8002c90:	e002      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c92:	bf00      	nop
 8002c94:	e000      	b.n	8002c98 <DMA_CheckFifoParam+0xe8>
      break;
 8002c96:	bf00      	nop
    }
  } 
  
  return status; 
 8002c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop

08002ca8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e08a      	b.n	8002dd0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d106      	bne.n	8002cd2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f7fe fd57 	bl	8001780 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	4b40      	ldr	r3, [pc, #256]	@ (8002dd8 <HAL_ETH_Init+0x130>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	4a3f      	ldr	r2, [pc, #252]	@ (8002dd8 <HAL_ETH_Init+0x130>)
 8002cdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ce0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ce2:	4b3d      	ldr	r3, [pc, #244]	@ (8002dd8 <HAL_ETH_Init+0x130>)
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cea:	60bb      	str	r3, [r7, #8]
 8002cec:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002cee:	4b3b      	ldr	r3, [pc, #236]	@ (8002ddc <HAL_ETH_Init+0x134>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4a3a      	ldr	r2, [pc, #232]	@ (8002ddc <HAL_ETH_Init+0x134>)
 8002cf4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002cf8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002cfa:	4b38      	ldr	r3, [pc, #224]	@ (8002ddc <HAL_ETH_Init+0x134>)
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4936      	ldr	r1, [pc, #216]	@ (8002ddc <HAL_ETH_Init+0x134>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002d08:	4b34      	ldr	r3, [pc, #208]	@ (8002ddc <HAL_ETH_Init+0x134>)
 8002d0a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6812      	ldr	r2, [r2, #0]
 8002d1a:	f043 0301 	orr.w	r3, r3, #1
 8002d1e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d22:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d24:	f7ff f89c 	bl	8001e60 <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002d2a:	e011      	b.n	8002d50 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002d2c:	f7ff f898 	bl	8001e60 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d3a:	d909      	bls.n	8002d50 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2204      	movs	r2, #4
 8002d40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	22e0      	movs	r2, #224	@ 0xe0
 8002d48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e03f      	b.n	8002dd0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1e4      	bne.n	8002d2c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f97a 	bl	800305c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fa25 	bl	80031b8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fa7b 	bl	800326a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f9e3 	bl	8003148 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002d90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002da2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002da6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002dba:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2210      	movs	r2, #16
 8002dca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40013800 	.word	0x40013800

08002de0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	4b53      	ldr	r3, [pc, #332]	@ (8002f44 <ETH_SetMACConfig+0x164>)
 8002df6:	4013      	ands	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	7b9b      	ldrb	r3, [r3, #14]
 8002dfe:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	7c12      	ldrb	r2, [r2, #16]
 8002e04:	2a00      	cmp	r2, #0
 8002e06:	d102      	bne.n	8002e0e <ETH_SetMACConfig+0x2e>
 8002e08:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002e0c:	e000      	b.n	8002e10 <ETH_SetMACConfig+0x30>
 8002e0e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002e10:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	7c52      	ldrb	r2, [r2, #17]
 8002e16:	2a00      	cmp	r2, #0
 8002e18:	d102      	bne.n	8002e20 <ETH_SetMACConfig+0x40>
 8002e1a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002e1e:	e000      	b.n	8002e22 <ETH_SetMACConfig+0x42>
 8002e20:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002e22:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002e28:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	7fdb      	ldrb	r3, [r3, #31]
 8002e2e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002e30:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002e36:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	7f92      	ldrb	r2, [r2, #30]
 8002e3c:	2a00      	cmp	r2, #0
 8002e3e:	d102      	bne.n	8002e46 <ETH_SetMACConfig+0x66>
 8002e40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e44:	e000      	b.n	8002e48 <ETH_SetMACConfig+0x68>
 8002e46:	2200      	movs	r2, #0
                        macconf->Speed |
 8002e48:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	7f1b      	ldrb	r3, [r3, #28]
 8002e4e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002e50:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002e56:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	791b      	ldrb	r3, [r3, #4]
 8002e5c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002e5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d102      	bne.n	8002e70 <ETH_SetMACConfig+0x90>
 8002e6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e6e:	e000      	b.n	8002e72 <ETH_SetMACConfig+0x92>
 8002e70:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002e72:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	7bdb      	ldrb	r3, [r3, #15]
 8002e78:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002e7a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002e80:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002e88:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ea2:	2001      	movs	r0, #1
 8002ea4:	f7fe ffe8 	bl	8001e78 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002ece:	2a00      	cmp	r2, #0
 8002ed0:	d101      	bne.n	8002ed6 <ETH_SetMACConfig+0xf6>
 8002ed2:	2280      	movs	r2, #128	@ 0x80
 8002ed4:	e000      	b.n	8002ed8 <ETH_SetMACConfig+0xf8>
 8002ed6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ed8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002ede:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002ee6:	2a01      	cmp	r2, #1
 8002ee8:	d101      	bne.n	8002eee <ETH_SetMACConfig+0x10e>
 8002eea:	2208      	movs	r2, #8
 8002eec:	e000      	b.n	8002ef0 <ETH_SetMACConfig+0x110>
 8002eee:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002ef0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002ef8:	2a01      	cmp	r2, #1
 8002efa:	d101      	bne.n	8002f00 <ETH_SetMACConfig+0x120>
 8002efc:	2204      	movs	r2, #4
 8002efe:	e000      	b.n	8002f02 <ETH_SetMACConfig+0x122>
 8002f00:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002f02:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002f0a:	2a01      	cmp	r2, #1
 8002f0c:	d101      	bne.n	8002f12 <ETH_SetMACConfig+0x132>
 8002f0e:	2202      	movs	r2, #2
 8002f10:	e000      	b.n	8002f14 <ETH_SetMACConfig+0x134>
 8002f12:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002f14:	4313      	orrs	r3, r2
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	f7fe ffa3 	bl	8001e78 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	619a      	str	r2, [r3, #24]
}
 8002f3a:	bf00      	nop
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	fd20810f 	.word	0xfd20810f

08002f48 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4b3d      	ldr	r3, [pc, #244]	@ (8003058 <ETH_SetDMAConfig+0x110>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	7b1b      	ldrb	r3, [r3, #12]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d102      	bne.n	8002f74 <ETH_SetDMAConfig+0x2c>
 8002f6e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f72:	e000      	b.n	8002f76 <ETH_SetDMAConfig+0x2e>
 8002f74:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	7b5b      	ldrb	r3, [r3, #13]
 8002f7a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002f7c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	7f52      	ldrb	r2, [r2, #29]
 8002f82:	2a00      	cmp	r2, #0
 8002f84:	d102      	bne.n	8002f8c <ETH_SetDMAConfig+0x44>
 8002f86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f8a:	e000      	b.n	8002f8e <ETH_SetDMAConfig+0x46>
 8002f8c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002f8e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	7b9b      	ldrb	r3, [r3, #14]
 8002f94:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002f96:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002f9c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	7f1b      	ldrb	r3, [r3, #28]
 8002fa2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002fa4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	7f9b      	ldrb	r3, [r3, #30]
 8002faa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002fac:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002fb2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002fba:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fde:	2001      	movs	r0, #1
 8002fe0:	f7fe ff4a 	bl	8001e78 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fec:	461a      	mov	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	791b      	ldrb	r3, [r3, #4]
 8002ff6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ffc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003002:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003008:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003010:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003012:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003018:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800301a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003020:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800302a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800302e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800303c:	2001      	movs	r0, #1
 800303e:	f7fe ff1b 	bl	8001e78 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800304a:	461a      	mov	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	bf00      	nop
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	f8de3f23 	.word	0xf8de3f23

0800305c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b0a6      	sub	sp, #152	@ 0x98
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003064:	2301      	movs	r3, #1
 8003066:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800306a:	2301      	movs	r3, #1
 800306c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003070:	2300      	movs	r3, #0
 8003072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003074:	2300      	movs	r3, #0
 8003076:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800307a:	2301      	movs	r3, #1
 800307c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003086:	2301      	movs	r3, #1
 8003088:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800308c:	2301      	movs	r3, #1
 800308e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003092:	2300      	movs	r3, #0
 8003094:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003098:	2300      	movs	r3, #0
 800309a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800309e:	2300      	movs	r3, #0
 80030a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80030a2:	2300      	movs	r3, #0
 80030a4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80030ac:	2300      	movs	r3, #0
 80030ae:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80030b2:	2300      	movs	r3, #0
 80030b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80030c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80030c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80030ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80030d0:	2300      	movs	r3, #0
 80030d2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80030d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80030da:	4619      	mov	r1, r3
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff fe7f 	bl	8002de0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80030e2:	2301      	movs	r3, #1
 80030e4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80030e6:	2301      	movs	r3, #1
 80030e8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80030ea:	2301      	movs	r3, #1
 80030ec:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80030f0:	2301      	movs	r3, #1
 80030f2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80030f8:	2300      	movs	r3, #0
 80030fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80030fe:	2300      	movs	r3, #0
 8003100:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003104:	2300      	movs	r3, #0
 8003106:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003108:	2301      	movs	r3, #1
 800310a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800310e:	2301      	movs	r3, #1
 8003110:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003112:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003116:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003118:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800311c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800311e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003122:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003124:	2301      	movs	r3, #1
 8003126:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800312a:	2300      	movs	r3, #0
 800312c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800312e:	2300      	movs	r3, #0
 8003130:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003132:	f107 0308 	add.w	r3, r7, #8
 8003136:	4619      	mov	r1, r3
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff ff05 	bl	8002f48 <ETH_SetDMAConfig>
}
 800313e:	bf00      	nop
 8003140:	3798      	adds	r7, #152	@ 0x98
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003148:	b480      	push	{r7}
 800314a:	b087      	sub	sp, #28
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3305      	adds	r3, #5
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	021b      	lsls	r3, r3, #8
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	3204      	adds	r2, #4
 8003160:	7812      	ldrb	r2, [r2, #0]
 8003162:	4313      	orrs	r3, r2
 8003164:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <ETH_MACAddressConfig+0x68>)
 800316a:	4413      	add	r3, r2
 800316c:	461a      	mov	r2, r3
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3303      	adds	r3, #3
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	061a      	lsls	r2, r3, #24
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3302      	adds	r3, #2
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	041b      	lsls	r3, r3, #16
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3301      	adds	r3, #1
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	021b      	lsls	r3, r3, #8
 800318c:	4313      	orrs	r3, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	4313      	orrs	r3, r2
 8003194:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <ETH_MACAddressConfig+0x6c>)
 800319a:	4413      	add	r3, r2
 800319c:	461a      	mov	r2, r3
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	6013      	str	r3, [r2, #0]
}
 80031a2:	bf00      	nop
 80031a4:	371c      	adds	r7, #28
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40028040 	.word	0x40028040
 80031b4:	40028044 	.word	0x40028044

080031b8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	e03e      	b.n	8003244 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68d9      	ldr	r1, [r3, #12]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	440b      	add	r3, r1
 80031d6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2200      	movs	r2, #0
 80031e2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2200      	movs	r2, #0
 80031e8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2200      	movs	r2, #0
 80031ee:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	3206      	adds	r2, #6
 80031f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d80c      	bhi.n	8003228 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68d9      	ldr	r1, [r3, #12]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	4613      	mov	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4413      	add	r3, r2
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	440b      	add	r3, r1
 8003220:	461a      	mov	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	e004      	b.n	8003232 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	461a      	mov	r2, r3
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	3301      	adds	r3, #1
 8003242:	60fb      	str	r3, [r7, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d9bd      	bls.n	80031c6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800325c:	611a      	str	r2, [r3, #16]
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800326a:	b480      	push	{r7}
 800326c:	b085      	sub	sp, #20
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e048      	b.n	800330a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6919      	ldr	r1, [r3, #16]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	4613      	mov	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	4413      	add	r3, r2
 8003284:	00db      	lsls	r3, r3, #3
 8003286:	440b      	add	r3, r1
 8003288:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2200      	movs	r2, #0
 8003294:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2200      	movs	r2, #0
 800329a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2200      	movs	r2, #0
 80032a0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2200      	movs	r2, #0
 80032a6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	2200      	movs	r2, #0
 80032ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80032b4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80032ce:	68b9      	ldr	r1, [r7, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	3212      	adds	r2, #18
 80032d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d80c      	bhi.n	80032fa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6919      	ldr	r1, [r3, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	4613      	mov	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	440b      	add	r3, r1
 80032f2:	461a      	mov	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	e004      	b.n	8003304 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	461a      	mov	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	3301      	adds	r3, #1
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b03      	cmp	r3, #3
 800330e:	d9b3      	bls.n	8003278 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800333a:	60da      	str	r2, [r3, #12]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003348:	b480      	push	{r7}
 800334a:	b089      	sub	sp, #36	@ 0x24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003356:	2300      	movs	r3, #0
 8003358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800335a:	2300      	movs	r3, #0
 800335c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800335e:	2300      	movs	r3, #0
 8003360:	61fb      	str	r3, [r7, #28]
 8003362:	e177      	b.n	8003654 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003364:	2201      	movs	r2, #1
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	4013      	ands	r3, r2
 8003376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	429a      	cmp	r2, r3
 800337e:	f040 8166 	bne.w	800364e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	2b01      	cmp	r3, #1
 800338c:	d005      	beq.n	800339a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003396:	2b02      	cmp	r3, #2
 8003398:	d130      	bne.n	80033fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	2203      	movs	r2, #3
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	43db      	mvns	r3, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4013      	ands	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d0:	2201      	movs	r2, #1
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 0201 	and.w	r2, r3, #1
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	2b03      	cmp	r3, #3
 8003406:	d017      	beq.n	8003438 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	2203      	movs	r2, #3
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4013      	ands	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0303 	and.w	r3, r3, #3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d123      	bne.n	800348c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	08da      	lsrs	r2, r3, #3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3208      	adds	r2, #8
 800344c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f003 0307 	and.w	r3, r3, #7
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	220f      	movs	r2, #15
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	43db      	mvns	r3, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4013      	ands	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	691a      	ldr	r2, [r3, #16]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	08da      	lsrs	r2, r3, #3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	3208      	adds	r2, #8
 8003486:	69b9      	ldr	r1, [r7, #24]
 8003488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	2203      	movs	r2, #3
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0203 	and.w	r2, r3, #3
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80c0 	beq.w	800364e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	4b66      	ldr	r3, [pc, #408]	@ (800366c <HAL_GPIO_Init+0x324>)
 80034d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d6:	4a65      	ldr	r2, [pc, #404]	@ (800366c <HAL_GPIO_Init+0x324>)
 80034d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80034de:	4b63      	ldr	r3, [pc, #396]	@ (800366c <HAL_GPIO_Init+0x324>)
 80034e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034ea:	4a61      	ldr	r2, [pc, #388]	@ (8003670 <HAL_GPIO_Init+0x328>)
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	089b      	lsrs	r3, r3, #2
 80034f0:	3302      	adds	r3, #2
 80034f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	220f      	movs	r2, #15
 8003502:	fa02 f303 	lsl.w	r3, r2, r3
 8003506:	43db      	mvns	r3, r3
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	4013      	ands	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a58      	ldr	r2, [pc, #352]	@ (8003674 <HAL_GPIO_Init+0x32c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d037      	beq.n	8003586 <HAL_GPIO_Init+0x23e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a57      	ldr	r2, [pc, #348]	@ (8003678 <HAL_GPIO_Init+0x330>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d031      	beq.n	8003582 <HAL_GPIO_Init+0x23a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a56      	ldr	r2, [pc, #344]	@ (800367c <HAL_GPIO_Init+0x334>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d02b      	beq.n	800357e <HAL_GPIO_Init+0x236>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a55      	ldr	r2, [pc, #340]	@ (8003680 <HAL_GPIO_Init+0x338>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d025      	beq.n	800357a <HAL_GPIO_Init+0x232>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a54      	ldr	r2, [pc, #336]	@ (8003684 <HAL_GPIO_Init+0x33c>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d01f      	beq.n	8003576 <HAL_GPIO_Init+0x22e>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a53      	ldr	r2, [pc, #332]	@ (8003688 <HAL_GPIO_Init+0x340>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d019      	beq.n	8003572 <HAL_GPIO_Init+0x22a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a52      	ldr	r2, [pc, #328]	@ (800368c <HAL_GPIO_Init+0x344>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d013      	beq.n	800356e <HAL_GPIO_Init+0x226>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a51      	ldr	r2, [pc, #324]	@ (8003690 <HAL_GPIO_Init+0x348>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d00d      	beq.n	800356a <HAL_GPIO_Init+0x222>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a50      	ldr	r2, [pc, #320]	@ (8003694 <HAL_GPIO_Init+0x34c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d007      	beq.n	8003566 <HAL_GPIO_Init+0x21e>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a4f      	ldr	r2, [pc, #316]	@ (8003698 <HAL_GPIO_Init+0x350>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d101      	bne.n	8003562 <HAL_GPIO_Init+0x21a>
 800355e:	2309      	movs	r3, #9
 8003560:	e012      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003562:	230a      	movs	r3, #10
 8003564:	e010      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003566:	2308      	movs	r3, #8
 8003568:	e00e      	b.n	8003588 <HAL_GPIO_Init+0x240>
 800356a:	2307      	movs	r3, #7
 800356c:	e00c      	b.n	8003588 <HAL_GPIO_Init+0x240>
 800356e:	2306      	movs	r3, #6
 8003570:	e00a      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003572:	2305      	movs	r3, #5
 8003574:	e008      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003576:	2304      	movs	r3, #4
 8003578:	e006      	b.n	8003588 <HAL_GPIO_Init+0x240>
 800357a:	2303      	movs	r3, #3
 800357c:	e004      	b.n	8003588 <HAL_GPIO_Init+0x240>
 800357e:	2302      	movs	r3, #2
 8003580:	e002      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003582:	2301      	movs	r3, #1
 8003584:	e000      	b.n	8003588 <HAL_GPIO_Init+0x240>
 8003586:	2300      	movs	r3, #0
 8003588:	69fa      	ldr	r2, [r7, #28]
 800358a:	f002 0203 	and.w	r2, r2, #3
 800358e:	0092      	lsls	r2, r2, #2
 8003590:	4093      	lsls	r3, r2
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003598:	4935      	ldr	r1, [pc, #212]	@ (8003670 <HAL_GPIO_Init+0x328>)
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	089b      	lsrs	r3, r3, #2
 800359e:	3302      	adds	r3, #2
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035a6:	4b3d      	ldr	r3, [pc, #244]	@ (800369c <HAL_GPIO_Init+0x354>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ca:	4a34      	ldr	r2, [pc, #208]	@ (800369c <HAL_GPIO_Init+0x354>)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035d0:	4b32      	ldr	r3, [pc, #200]	@ (800369c <HAL_GPIO_Init+0x354>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	43db      	mvns	r3, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4013      	ands	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035f4:	4a29      	ldr	r2, [pc, #164]	@ (800369c <HAL_GPIO_Init+0x354>)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035fa:	4b28      	ldr	r3, [pc, #160]	@ (800369c <HAL_GPIO_Init+0x354>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800361e:	4a1f      	ldr	r2, [pc, #124]	@ (800369c <HAL_GPIO_Init+0x354>)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003624:	4b1d      	ldr	r3, [pc, #116]	@ (800369c <HAL_GPIO_Init+0x354>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	43db      	mvns	r3, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4013      	ands	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003648:	4a14      	ldr	r2, [pc, #80]	@ (800369c <HAL_GPIO_Init+0x354>)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3301      	adds	r3, #1
 8003652:	61fb      	str	r3, [r7, #28]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	2b0f      	cmp	r3, #15
 8003658:	f67f ae84 	bls.w	8003364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800365c:	bf00      	nop
 800365e:	bf00      	nop
 8003660:	3724      	adds	r7, #36	@ 0x24
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40023800 	.word	0x40023800
 8003670:	40013800 	.word	0x40013800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020400 	.word	0x40020400
 800367c:	40020800 	.word	0x40020800
 8003680:	40020c00 	.word	0x40020c00
 8003684:	40021000 	.word	0x40021000
 8003688:	40021400 	.word	0x40021400
 800368c:	40021800 	.word	0x40021800
 8003690:	40021c00 	.word	0x40021c00
 8003694:	40022000 	.word	0x40022000
 8003698:	40022400 	.word	0x40022400
 800369c:	40013c00 	.word	0x40013c00

080036a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	460b      	mov	r3, r1
 80036aa:	807b      	strh	r3, [r7, #2]
 80036ac:	4613      	mov	r3, r2
 80036ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036b0:	787b      	ldrb	r3, [r7, #1]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036b6:	887a      	ldrh	r2, [r7, #2]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036bc:	e003      	b.n	80036c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036be:	887b      	ldrh	r3, [r7, #2]
 80036c0:	041a      	lsls	r2, r3, #16
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	619a      	str	r2, [r3, #24]
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
	...

080036d4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b088      	sub	sp, #32
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e128      	b.n	8003938 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d109      	bne.n	8003706 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a90      	ldr	r2, [pc, #576]	@ (8003940 <HAL_I2S_Init+0x26c>)
 80036fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f7fe f903 	bl	800190c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2202      	movs	r2, #2
 800370a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800371c:	f023 030f 	bic.w	r3, r3, #15
 8003720:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2202      	movs	r2, #2
 8003728:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	2b02      	cmp	r3, #2
 8003730:	d060      	beq.n	80037f4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d102      	bne.n	8003740 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800373a:	2310      	movs	r3, #16
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e001      	b.n	8003744 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003740:	2320      	movs	r3, #32
 8003742:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b20      	cmp	r3, #32
 800374a:	d802      	bhi.n	8003752 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003752:	2001      	movs	r0, #1
 8003754:	f001 fcc8 	bl	80050e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003758:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003762:	d125      	bne.n	80037b0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	fbb2 f2f3 	udiv	r2, r2, r3
 8003776:	4613      	mov	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	461a      	mov	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	3305      	adds	r3, #5
 800378a:	613b      	str	r3, [r7, #16]
 800378c:	e01f      	b.n	80037ce <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	fbb2 f2f3 	udiv	r2, r2, r3
 8003798:	4613      	mov	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	4413      	add	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	461a      	mov	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037aa:	3305      	adds	r3, #5
 80037ac:	613b      	str	r3, [r7, #16]
 80037ae:	e00e      	b.n	80037ce <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80037b8:	4613      	mov	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	461a      	mov	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ca:	3305      	adds	r3, #5
 80037cc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4a5c      	ldr	r2, [pc, #368]	@ (8003944 <HAL_I2S_Init+0x270>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	08db      	lsrs	r3, r3, #3
 80037d8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	085b      	lsrs	r3, r3, #1
 80037ea:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	61bb      	str	r3, [r7, #24]
 80037f2:	e003      	b.n	80037fc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80037f4:	2302      	movs	r3, #2
 80037f6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d902      	bls.n	8003808 <HAL_I2S_Init+0x134>
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	2bff      	cmp	r3, #255	@ 0xff
 8003806:	d907      	bls.n	8003818 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380c:	f043 0210 	orr.w	r2, r3, #16
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e08f      	b.n	8003938 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	ea42 0103 	orr.w	r1, r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	69fa      	ldr	r2, [r7, #28]
 8003828:	430a      	orrs	r2, r1
 800382a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003836:	f023 030f 	bic.w	r3, r3, #15
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6851      	ldr	r1, [r2, #4]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6892      	ldr	r2, [r2, #8]
 8003842:	4311      	orrs	r1, r2
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	68d2      	ldr	r2, [r2, #12]
 8003848:	4311      	orrs	r1, r2
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6992      	ldr	r2, [r2, #24]
 800384e:	430a      	orrs	r2, r1
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800385a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d161      	bne.n	8003928 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a38      	ldr	r2, [pc, #224]	@ (8003948 <HAL_I2S_Init+0x274>)
 8003868:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a37      	ldr	r2, [pc, #220]	@ (800394c <HAL_I2S_Init+0x278>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d101      	bne.n	8003878 <HAL_I2S_Init+0x1a4>
 8003874:	4b36      	ldr	r3, [pc, #216]	@ (8003950 <HAL_I2S_Init+0x27c>)
 8003876:	e001      	b.n	800387c <HAL_I2S_Init+0x1a8>
 8003878:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	4932      	ldr	r1, [pc, #200]	@ (800394c <HAL_I2S_Init+0x278>)
 8003884:	428a      	cmp	r2, r1
 8003886:	d101      	bne.n	800388c <HAL_I2S_Init+0x1b8>
 8003888:	4a31      	ldr	r2, [pc, #196]	@ (8003950 <HAL_I2S_Init+0x27c>)
 800388a:	e001      	b.n	8003890 <HAL_I2S_Init+0x1bc>
 800388c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003890:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003894:	f023 030f 	bic.w	r3, r3, #15
 8003898:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a2b      	ldr	r2, [pc, #172]	@ (800394c <HAL_I2S_Init+0x278>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d101      	bne.n	80038a8 <HAL_I2S_Init+0x1d4>
 80038a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003950 <HAL_I2S_Init+0x27c>)
 80038a6:	e001      	b.n	80038ac <HAL_I2S_Init+0x1d8>
 80038a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038ac:	2202      	movs	r2, #2
 80038ae:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a25      	ldr	r2, [pc, #148]	@ (800394c <HAL_I2S_Init+0x278>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d101      	bne.n	80038be <HAL_I2S_Init+0x1ea>
 80038ba:	4b25      	ldr	r3, [pc, #148]	@ (8003950 <HAL_I2S_Init+0x27c>)
 80038bc:	e001      	b.n	80038c2 <HAL_I2S_Init+0x1ee>
 80038be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038c2:	69db      	ldr	r3, [r3, #28]
 80038c4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ce:	d003      	beq.n	80038d8 <HAL_I2S_Init+0x204>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d103      	bne.n	80038e0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80038d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	e001      	b.n	80038e4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80038ee:	4313      	orrs	r3, r2
 80038f0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80038f8:	4313      	orrs	r3, r2
 80038fa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003902:	4313      	orrs	r3, r2
 8003904:	b29a      	uxth	r2, r3
 8003906:	897b      	ldrh	r3, [r7, #10]
 8003908:	4313      	orrs	r3, r2
 800390a:	b29b      	uxth	r3, r3
 800390c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003910:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a0d      	ldr	r2, [pc, #52]	@ (800394c <HAL_I2S_Init+0x278>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_I2S_Init+0x24c>
 800391c:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <HAL_I2S_Init+0x27c>)
 800391e:	e001      	b.n	8003924 <HAL_I2S_Init+0x250>
 8003920:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003924:	897a      	ldrh	r2, [r7, #10]
 8003926:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3720      	adds	r7, #32
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	08003c51 	.word	0x08003c51
 8003944:	cccccccd 	.word	0xcccccccd
 8003948:	08003d65 	.word	0x08003d65
 800394c:	40003800 	.word	0x40003800
 8003950:	40003400 	.word	0x40003400

08003954 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <HAL_I2S_Receive_DMA+0x1a>
 8003968:	88fb      	ldrh	r3, [r7, #6]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e09d      	b.n	8003aae <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b01      	cmp	r3, #1
 800397c:	d001      	beq.n	8003982 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 800397e:	2302      	movs	r3, #2
 8003980:	e095      	b.n	8003aae <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <HAL_I2S_Receive_DMA+0x3e>
 800398e:	2302      	movs	r3, #2
 8003990:	e08d      	b.n	8003aae <HAL_I2S_Receive_DMA+0x15a>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2204      	movs	r2, #4
 800399e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d002      	beq.n	80039c6 <HAL_I2S_Receive_DMA+0x72>
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	2b05      	cmp	r3, #5
 80039c4:	d10a      	bne.n	80039dc <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80039d0:	88fb      	ldrh	r3, [r7, #6]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80039da:	e005      	b.n	80039e8 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	88fa      	ldrh	r2, [r7, #6]
 80039e0:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	88fa      	ldrh	r2, [r7, #6]
 80039e6:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ec:	4a32      	ldr	r2, [pc, #200]	@ (8003ab8 <HAL_I2S_Receive_DMA+0x164>)
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f4:	4a31      	ldr	r2, [pc, #196]	@ (8003abc <HAL_I2S_Receive_DMA+0x168>)
 80039f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fc:	4a30      	ldr	r2, [pc, #192]	@ (8003ac0 <HAL_I2S_Receive_DMA+0x16c>)
 80039fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a0e:	d10a      	bne.n	8003a26 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003a10:	2300      	movs	r3, #0
 8003a12:	613b      	str	r3, [r7, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	613b      	str	r3, [r7, #16]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	330c      	adds	r3, #12
 8003a30:	4619      	mov	r1, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a36:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003a3c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003a3e:	f7fe fe71 	bl	8002724 <HAL_DMA_Start_IT>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00f      	beq.n	8003a68 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4c:	f043 0208 	orr.w	r2, r3, #8
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e022      	b.n	8003aae <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d107      	bne.n	8003a8e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d107      	bne.n	8003aac <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69da      	ldr	r2, [r3, #28]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003aaa:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	08003b2f 	.word	0x08003b2f
 8003abc:	08003aed 	.word	0x08003aed
 8003ac0:	08003b4b 	.word	0x08003b4b

08003ac4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10e      	bne.n	8003b20 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0201 	bic.w	r2, r2, #1
 8003b10:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7fd f94d 	bl	8000dc0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003b26:	bf00      	nop
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b084      	sub	sp, #16
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f7fd f925 	bl	8000d8c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b084      	sub	sp, #16
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 0203 	bic.w	r2, r2, #3
 8003b66:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b80:	f043 0208 	orr.w	r2, r3, #8
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f7ff ffa5 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b082      	sub	sp, #8
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	881a      	ldrh	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bae:	1c9a      	adds	r2, r3, #2
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10e      	bne.n	8003bea <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bda:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff ff6d 	bl	8003ac4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c04:	b292      	uxth	r2, r2
 8003c06:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0c:	1c9a      	adds	r2, r3, #2
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d10e      	bne.n	8003c48 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c38:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd f8bc 	bl	8000dc0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003c48:	bf00      	nop
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d13a      	bne.n	8003ce2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d109      	bne.n	8003c8a <I2S_IRQHandler+0x3a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c80:	2b40      	cmp	r3, #64	@ 0x40
 8003c82:	d102      	bne.n	8003c8a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7ff ffb4 	bl	8003bf2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c90:	2b40      	cmp	r3, #64	@ 0x40
 8003c92:	d126      	bne.n	8003ce2 <I2S_IRQHandler+0x92>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d11f      	bne.n	8003ce2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cb0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd4:	f043 0202 	orr.w	r2, r3, #2
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7ff fefb 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d136      	bne.n	8003d5c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d109      	bne.n	8003d0c <I2S_IRQHandler+0xbc>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d02:	2b80      	cmp	r3, #128	@ 0x80
 8003d04:	d102      	bne.n	8003d0c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff ff45 	bl	8003b96 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b08      	cmp	r3, #8
 8003d14:	d122      	bne.n	8003d5c <I2S_IRQHandler+0x10c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 0320 	and.w	r3, r3, #32
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d11b      	bne.n	8003d5c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d32:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d34:	2300      	movs	r3, #0
 8003d36:	60fb      	str	r3, [r7, #12]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4e:	f043 0204 	orr.w	r2, r3, #4
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7ff febe 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d5c:	bf00      	nop
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b088      	sub	sp, #32
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a92      	ldr	r2, [pc, #584]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003d7e:	4b92      	ldr	r3, [pc, #584]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d80:	e001      	b.n	8003d86 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003d82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a8b      	ldr	r2, [pc, #556]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d101      	bne.n	8003da0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003d9c:	4b8a      	ldr	r3, [pc, #552]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d9e:	e001      	b.n	8003da4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003da0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db0:	d004      	beq.n	8003dbc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f040 8099 	bne.w	8003eee <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d107      	bne.n	8003dd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d002      	beq.n	8003dd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f925 	bl	8004020 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d107      	bne.n	8003df0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f9c8 	bl	8004180 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df6:	2b40      	cmp	r3, #64	@ 0x40
 8003df8:	d13a      	bne.n	8003e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d035      	beq.n	8003e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a6e      	ldr	r2, [pc, #440]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d101      	bne.n	8003e12 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003e0e:	4b6e      	ldr	r3, [pc, #440]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e10:	e001      	b.n	8003e16 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003e12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4969      	ldr	r1, [pc, #420]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e1e:	428b      	cmp	r3, r1
 8003e20:	d101      	bne.n	8003e26 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003e22:	4b69      	ldr	r3, [pc, #420]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e24:	e001      	b.n	8003e2a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003e26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e2e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e3e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e62:	f043 0202 	orr.w	r2, r3, #2
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff fe34 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b08      	cmp	r3, #8
 8003e78:	f040 80c3 	bne.w	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80bd 	beq.w	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e96:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a49      	ldr	r2, [pc, #292]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003ea2:	4b49      	ldr	r3, [pc, #292]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ea4:	e001      	b.n	8003eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003ea6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4944      	ldr	r1, [pc, #272]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eb2:	428b      	cmp	r3, r1
 8003eb4:	d101      	bne.n	8003eba <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003eb6:	4b44      	ldr	r3, [pc, #272]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eb8:	e001      	b.n	8003ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003eba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ebe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ec2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60bb      	str	r3, [r7, #8]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	60bb      	str	r3, [r7, #8]
 8003ed0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ede:	f043 0204 	orr.w	r2, r3, #4
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7ff fdf6 	bl	8003ad8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003eec:	e089      	b.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d107      	bne.n	8003f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f8be 	bl	8004084 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d107      	bne.n	8003f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d002      	beq.n	8003f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f8fd 	bl	800411c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f28:	2b40      	cmp	r3, #64	@ 0x40
 8003f2a:	d12f      	bne.n	8003f8c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d02a      	beq.n	8003f8c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f44:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d101      	bne.n	8003f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003f50:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f52:	e001      	b.n	8003f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003f54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4919      	ldr	r1, [pc, #100]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f60:	428b      	cmp	r3, r1
 8003f62:	d101      	bne.n	8003f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003f64:	4b18      	ldr	r3, [pc, #96]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f66:	e001      	b.n	8003f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003f68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f6c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f70:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	f043 0202 	orr.w	r2, r3, #2
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7ff fda6 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d136      	bne.n	8004004 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f003 0320 	and.w	r3, r3, #32
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d031      	beq.n	8004004 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a07      	ldr	r2, [pc, #28]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003faa:	4b07      	ldr	r3, [pc, #28]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fac:	e001      	b.n	8003fb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003fae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4902      	ldr	r1, [pc, #8]	@ (8003fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fba:	428b      	cmp	r3, r1
 8003fbc:	d106      	bne.n	8003fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003fbe:	4b02      	ldr	r3, [pc, #8]	@ (8003fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fc0:	e006      	b.n	8003fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003fc2:	bf00      	nop
 8003fc4:	40003800 	.word	0x40003800
 8003fc8:	40003400 	.word	0x40003400
 8003fcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fd4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fe4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff2:	f043 0204 	orr.w	r2, r3, #4
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff fd6c 	bl	8003ad8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004000:	e000      	b.n	8004004 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004002:	bf00      	nop
}
 8004004:	bf00      	nop
 8004006:	3720      	adds	r7, #32
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	1c99      	adds	r1, r3, #2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6251      	str	r1, [r2, #36]	@ 0x24
 8004032:	881a      	ldrh	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d113      	bne.n	800407a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004060:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004066:	b29b      	uxth	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d106      	bne.n	800407a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff ffc9 	bl	800400c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800407a:	bf00      	nop
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	1c99      	adds	r1, r3, #2
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6251      	str	r1, [r2, #36]	@ 0x24
 8004096:	8819      	ldrh	r1, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1d      	ldr	r2, [pc, #116]	@ (8004114 <I2SEx_TxISR_I2SExt+0x90>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d101      	bne.n	80040a6 <I2SEx_TxISR_I2SExt+0x22>
 80040a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004118 <I2SEx_TxISR_I2SExt+0x94>)
 80040a4:	e001      	b.n	80040aa <I2SEx_TxISR_I2SExt+0x26>
 80040a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040aa:	460a      	mov	r2, r1
 80040ac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d121      	bne.n	800410a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a12      	ldr	r2, [pc, #72]	@ (8004114 <I2SEx_TxISR_I2SExt+0x90>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d101      	bne.n	80040d4 <I2SEx_TxISR_I2SExt+0x50>
 80040d0:	4b11      	ldr	r3, [pc, #68]	@ (8004118 <I2SEx_TxISR_I2SExt+0x94>)
 80040d2:	e001      	b.n	80040d8 <I2SEx_TxISR_I2SExt+0x54>
 80040d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	490d      	ldr	r1, [pc, #52]	@ (8004114 <I2SEx_TxISR_I2SExt+0x90>)
 80040e0:	428b      	cmp	r3, r1
 80040e2:	d101      	bne.n	80040e8 <I2SEx_TxISR_I2SExt+0x64>
 80040e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004118 <I2SEx_TxISR_I2SExt+0x94>)
 80040e6:	e001      	b.n	80040ec <I2SEx_TxISR_I2SExt+0x68>
 80040e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d106      	bne.n	800410a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f7ff ff81 	bl	800400c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40003800 	.word	0x40003800
 8004118:	40003400 	.word	0x40003400

0800411c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68d8      	ldr	r0, [r3, #12]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412e:	1c99      	adds	r1, r3, #2
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004134:	b282      	uxth	r2, r0
 8004136:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b01      	subs	r3, #1
 8004140:	b29a      	uxth	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d113      	bne.n	8004178 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800415e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004164:	b29b      	uxth	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d106      	bne.n	8004178 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7ff ff4a 	bl	800400c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004178:	bf00      	nop
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a20      	ldr	r2, [pc, #128]	@ (8004210 <I2SEx_RxISR_I2SExt+0x90>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d101      	bne.n	8004196 <I2SEx_RxISR_I2SExt+0x16>
 8004192:	4b20      	ldr	r3, [pc, #128]	@ (8004214 <I2SEx_RxISR_I2SExt+0x94>)
 8004194:	e001      	b.n	800419a <I2SEx_RxISR_I2SExt+0x1a>
 8004196:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800419a:	68d8      	ldr	r0, [r3, #12]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a0:	1c99      	adds	r1, r3, #2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80041a6:	b282      	uxth	r2, r0
 80041a8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	3b01      	subs	r3, #1
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d121      	bne.n	8004206 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a12      	ldr	r2, [pc, #72]	@ (8004210 <I2SEx_RxISR_I2SExt+0x90>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d101      	bne.n	80041d0 <I2SEx_RxISR_I2SExt+0x50>
 80041cc:	4b11      	ldr	r3, [pc, #68]	@ (8004214 <I2SEx_RxISR_I2SExt+0x94>)
 80041ce:	e001      	b.n	80041d4 <I2SEx_RxISR_I2SExt+0x54>
 80041d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	490d      	ldr	r1, [pc, #52]	@ (8004210 <I2SEx_RxISR_I2SExt+0x90>)
 80041dc:	428b      	cmp	r3, r1
 80041de:	d101      	bne.n	80041e4 <I2SEx_RxISR_I2SExt+0x64>
 80041e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <I2SEx_RxISR_I2SExt+0x94>)
 80041e2:	e001      	b.n	80041e8 <I2SEx_RxISR_I2SExt+0x68>
 80041e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041ec:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d106      	bne.n	8004206 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7ff ff03 	bl	800400c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004206:	bf00      	nop
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	40003800 	.word	0x40003800
 8004214:	40003400 	.word	0x40003400

08004218 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af02      	add	r7, sp, #8
 800421e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e101      	b.n	800442e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	d106      	bne.n	800424a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7fd fc9f 	bl	8001b88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2203      	movs	r2, #3
 800424e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004258:	d102      	bne.n	8004260 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f001 ff71 	bl	800614c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	7c1a      	ldrb	r2, [r3, #16]
 8004272:	f88d 2000 	strb.w	r2, [sp]
 8004276:	3304      	adds	r3, #4
 8004278:	cb0e      	ldmia	r3, {r1, r2, r3}
 800427a:	f001 ff03 	bl	8006084 <USB_CoreInit>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0ce      	b.n	800442e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2100      	movs	r1, #0
 8004296:	4618      	mov	r0, r3
 8004298:	f001 ff69 	bl	800616e <USB_SetCurrentMode>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d005      	beq.n	80042ae <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2202      	movs	r2, #2
 80042a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e0bf      	b.n	800442e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042ae:	2300      	movs	r3, #0
 80042b0:	73fb      	strb	r3, [r7, #15]
 80042b2:	e04a      	b.n	800434a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042b4:	7bfa      	ldrb	r2, [r7, #15]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	4413      	add	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	3315      	adds	r3, #21
 80042c4:	2201      	movs	r2, #1
 80042c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042c8:	7bfa      	ldrb	r2, [r7, #15]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	3314      	adds	r3, #20
 80042d8:	7bfa      	ldrb	r2, [r7, #15]
 80042da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042dc:	7bfa      	ldrb	r2, [r7, #15]
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	b298      	uxth	r0, r3
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	4613      	mov	r3, r2
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	332e      	adds	r3, #46	@ 0x2e
 80042f0:	4602      	mov	r2, r0
 80042f2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80042f4:	7bfa      	ldrb	r2, [r7, #15]
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	4613      	mov	r3, r2
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	3318      	adds	r3, #24
 8004304:	2200      	movs	r2, #0
 8004306:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004308:	7bfa      	ldrb	r2, [r7, #15]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	331c      	adds	r3, #28
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800431c:	7bfa      	ldrb	r2, [r7, #15]
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	4613      	mov	r3, r2
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	4413      	add	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	3320      	adds	r3, #32
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004330:	7bfa      	ldrb	r2, [r7, #15]
 8004332:	6879      	ldr	r1, [r7, #4]
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	3324      	adds	r3, #36	@ 0x24
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	3301      	adds	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	791b      	ldrb	r3, [r3, #4]
 800434e:	7bfa      	ldrb	r2, [r7, #15]
 8004350:	429a      	cmp	r2, r3
 8004352:	d3af      	bcc.n	80042b4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004354:	2300      	movs	r3, #0
 8004356:	73fb      	strb	r3, [r7, #15]
 8004358:	e044      	b.n	80043e4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800435a:	7bfa      	ldrb	r2, [r7, #15]
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4413      	add	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	440b      	add	r3, r1
 8004368:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004370:	7bfa      	ldrb	r2, [r7, #15]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	4413      	add	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004382:	7bfa      	ldrb	r2, [r7, #15]
 8004384:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004386:	7bfa      	ldrb	r2, [r7, #15]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	4613      	mov	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4413      	add	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800439c:	7bfa      	ldrb	r2, [r7, #15]
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	4413      	add	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043b2:	7bfa      	ldrb	r2, [r7, #15]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	4413      	add	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043c8:	7bfa      	ldrb	r2, [r7, #15]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	3301      	adds	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	791b      	ldrb	r3, [r3, #4]
 80043e8:	7bfa      	ldrb	r2, [r7, #15]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d3b5      	bcc.n	800435a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6818      	ldr	r0, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	7c1a      	ldrb	r2, [r3, #16]
 80043f6:	f88d 2000 	strb.w	r2, [sp]
 80043fa:	3304      	adds	r3, #4
 80043fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043fe:	f001 ff03 	bl	8006208 <USB_DevInit>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e00c      	b.n	800442e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f002 f8cb 	bl	80065c2 <USB_DevDisconnect>

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e267      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d075      	beq.n	8004542 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004456:	4b88      	ldr	r3, [pc, #544]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 030c 	and.w	r3, r3, #12
 800445e:	2b04      	cmp	r3, #4
 8004460:	d00c      	beq.n	800447c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004462:	4b85      	ldr	r3, [pc, #532]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800446a:	2b08      	cmp	r3, #8
 800446c:	d112      	bne.n	8004494 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800446e:	4b82      	ldr	r3, [pc, #520]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004476:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800447a:	d10b      	bne.n	8004494 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447c:	4b7e      	ldr	r3, [pc, #504]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d05b      	beq.n	8004540 <HAL_RCC_OscConfig+0x108>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d157      	bne.n	8004540 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e242      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800449c:	d106      	bne.n	80044ac <HAL_RCC_OscConfig+0x74>
 800449e:	4b76      	ldr	r3, [pc, #472]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a75      	ldr	r2, [pc, #468]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	e01d      	b.n	80044e8 <HAL_RCC_OscConfig+0xb0>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044b4:	d10c      	bne.n	80044d0 <HAL_RCC_OscConfig+0x98>
 80044b6:	4b70      	ldr	r3, [pc, #448]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a6f      	ldr	r2, [pc, #444]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a6c      	ldr	r2, [pc, #432]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	e00b      	b.n	80044e8 <HAL_RCC_OscConfig+0xb0>
 80044d0:	4b69      	ldr	r3, [pc, #420]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a68      	ldr	r2, [pc, #416]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	4b66      	ldr	r3, [pc, #408]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a65      	ldr	r2, [pc, #404]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80044e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d013      	beq.n	8004518 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f0:	f7fd fcb6 	bl	8001e60 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044f8:	f7fd fcb2 	bl	8001e60 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b64      	cmp	r3, #100	@ 0x64
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e207      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450a:	4b5b      	ldr	r3, [pc, #364]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0f0      	beq.n	80044f8 <HAL_RCC_OscConfig+0xc0>
 8004516:	e014      	b.n	8004542 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004518:	f7fd fca2 	bl	8001e60 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004520:	f7fd fc9e 	bl	8001e60 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b64      	cmp	r3, #100	@ 0x64
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e1f3      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004532:	4b51      	ldr	r3, [pc, #324]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0xe8>
 800453e:	e000      	b.n	8004542 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d063      	beq.n	8004616 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800454e:	4b4a      	ldr	r3, [pc, #296]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f003 030c 	and.w	r3, r3, #12
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00b      	beq.n	8004572 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800455a:	4b47      	ldr	r3, [pc, #284]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004562:	2b08      	cmp	r3, #8
 8004564:	d11c      	bne.n	80045a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004566:	4b44      	ldr	r3, [pc, #272]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d116      	bne.n	80045a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004572:	4b41      	ldr	r3, [pc, #260]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d005      	beq.n	800458a <HAL_RCC_OscConfig+0x152>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d001      	beq.n	800458a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e1c7      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800458a:	4b3b      	ldr	r3, [pc, #236]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	4937      	ldr	r1, [pc, #220]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800459a:	4313      	orrs	r3, r2
 800459c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800459e:	e03a      	b.n	8004616 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d020      	beq.n	80045ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045a8:	4b34      	ldr	r3, [pc, #208]	@ (800467c <HAL_RCC_OscConfig+0x244>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ae:	f7fd fc57 	bl	8001e60 <HAL_GetTick>
 80045b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045b4:	e008      	b.n	80045c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b6:	f7fd fc53 	bl	8001e60 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e1a8      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d0f0      	beq.n	80045b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d4:	4b28      	ldr	r3, [pc, #160]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	4925      	ldr	r1, [pc, #148]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	600b      	str	r3, [r1, #0]
 80045e8:	e015      	b.n	8004616 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ea:	4b24      	ldr	r3, [pc, #144]	@ (800467c <HAL_RCC_OscConfig+0x244>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f0:	f7fd fc36 	bl	8001e60 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045f8:	f7fd fc32 	bl	8001e60 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e187      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460a:	4b1b      	ldr	r3, [pc, #108]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d036      	beq.n	8004690 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d016      	beq.n	8004658 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800462a:	4b15      	ldr	r3, [pc, #84]	@ (8004680 <HAL_RCC_OscConfig+0x248>)
 800462c:	2201      	movs	r2, #1
 800462e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004630:	f7fd fc16 	bl	8001e60 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004636:	e008      	b.n	800464a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004638:	f7fd fc12 	bl	8001e60 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	2b02      	cmp	r3, #2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e167      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464a:	4b0b      	ldr	r3, [pc, #44]	@ (8004678 <HAL_RCC_OscConfig+0x240>)
 800464c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d0f0      	beq.n	8004638 <HAL_RCC_OscConfig+0x200>
 8004656:	e01b      	b.n	8004690 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004658:	4b09      	ldr	r3, [pc, #36]	@ (8004680 <HAL_RCC_OscConfig+0x248>)
 800465a:	2200      	movs	r2, #0
 800465c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465e:	f7fd fbff 	bl	8001e60 <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004664:	e00e      	b.n	8004684 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004666:	f7fd fbfb 	bl	8001e60 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d907      	bls.n	8004684 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e150      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
 8004678:	40023800 	.word	0x40023800
 800467c:	42470000 	.word	0x42470000
 8004680:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004684:	4b88      	ldr	r3, [pc, #544]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004686:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1ea      	bne.n	8004666 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 8097 	beq.w	80047cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800469e:	2300      	movs	r3, #0
 80046a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046a2:	4b81      	ldr	r3, [pc, #516]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10f      	bne.n	80046ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	60bb      	str	r3, [r7, #8]
 80046b2:	4b7d      	ldr	r3, [pc, #500]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80046b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b6:	4a7c      	ldr	r2, [pc, #496]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80046b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80046be:	4b7a      	ldr	r3, [pc, #488]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c6:	60bb      	str	r3, [r7, #8]
 80046c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ca:	2301      	movs	r3, #1
 80046cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ce:	4b77      	ldr	r3, [pc, #476]	@ (80048ac <HAL_RCC_OscConfig+0x474>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d118      	bne.n	800470c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046da:	4b74      	ldr	r3, [pc, #464]	@ (80048ac <HAL_RCC_OscConfig+0x474>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a73      	ldr	r2, [pc, #460]	@ (80048ac <HAL_RCC_OscConfig+0x474>)
 80046e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046e6:	f7fd fbbb 	bl	8001e60 <HAL_GetTick>
 80046ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ec:	e008      	b.n	8004700 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ee:	f7fd fbb7 	bl	8001e60 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e10c      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004700:	4b6a      	ldr	r3, [pc, #424]	@ (80048ac <HAL_RCC_OscConfig+0x474>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0f0      	beq.n	80046ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d106      	bne.n	8004722 <HAL_RCC_OscConfig+0x2ea>
 8004714:	4b64      	ldr	r3, [pc, #400]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004718:	4a63      	ldr	r2, [pc, #396]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800471a:	f043 0301 	orr.w	r3, r3, #1
 800471e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004720:	e01c      	b.n	800475c <HAL_RCC_OscConfig+0x324>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2b05      	cmp	r3, #5
 8004728:	d10c      	bne.n	8004744 <HAL_RCC_OscConfig+0x30c>
 800472a:	4b5f      	ldr	r3, [pc, #380]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472e:	4a5e      	ldr	r2, [pc, #376]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004730:	f043 0304 	orr.w	r3, r3, #4
 8004734:	6713      	str	r3, [r2, #112]	@ 0x70
 8004736:	4b5c      	ldr	r3, [pc, #368]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473a:	4a5b      	ldr	r2, [pc, #364]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800473c:	f043 0301 	orr.w	r3, r3, #1
 8004740:	6713      	str	r3, [r2, #112]	@ 0x70
 8004742:	e00b      	b.n	800475c <HAL_RCC_OscConfig+0x324>
 8004744:	4b58      	ldr	r3, [pc, #352]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	4a57      	ldr	r2, [pc, #348]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800474a:	f023 0301 	bic.w	r3, r3, #1
 800474e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004750:	4b55      	ldr	r3, [pc, #340]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004754:	4a54      	ldr	r2, [pc, #336]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004756:	f023 0304 	bic.w	r3, r3, #4
 800475a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d015      	beq.n	8004790 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004764:	f7fd fb7c 	bl	8001e60 <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476a:	e00a      	b.n	8004782 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476c:	f7fd fb78 	bl	8001e60 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477a:	4293      	cmp	r3, r2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e0cb      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004782:	4b49      	ldr	r3, [pc, #292]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0ee      	beq.n	800476c <HAL_RCC_OscConfig+0x334>
 800478e:	e014      	b.n	80047ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004790:	f7fd fb66 	bl	8001e60 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004796:	e00a      	b.n	80047ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fd fb62 	bl	8001e60 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e0b5      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ae:	4b3e      	ldr	r3, [pc, #248]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1ee      	bne.n	8004798 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ba:	7dfb      	ldrb	r3, [r7, #23]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d105      	bne.n	80047cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c0:	4b39      	ldr	r3, [pc, #228]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80047c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c4:	4a38      	ldr	r2, [pc, #224]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80047c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 80a1 	beq.w	8004918 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047d6:	4b34      	ldr	r3, [pc, #208]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 030c 	and.w	r3, r3, #12
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d05c      	beq.n	800489c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d141      	bne.n	800486e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ea:	4b31      	ldr	r3, [pc, #196]	@ (80048b0 <HAL_RCC_OscConfig+0x478>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f0:	f7fd fb36 	bl	8001e60 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f8:	f7fd fb32 	bl	8001e60 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e087      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	4b27      	ldr	r3, [pc, #156]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f0      	bne.n	80047f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69da      	ldr	r2, [r3, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	019b      	lsls	r3, r3, #6
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482c:	085b      	lsrs	r3, r3, #1
 800482e:	3b01      	subs	r3, #1
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004838:	061b      	lsls	r3, r3, #24
 800483a:	491b      	ldr	r1, [pc, #108]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 800483c:	4313      	orrs	r3, r2
 800483e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004840:	4b1b      	ldr	r3, [pc, #108]	@ (80048b0 <HAL_RCC_OscConfig+0x478>)
 8004842:	2201      	movs	r2, #1
 8004844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004846:	f7fd fb0b 	bl	8001e60 <HAL_GetTick>
 800484a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484c:	e008      	b.n	8004860 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484e:	f7fd fb07 	bl	8001e60 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e05c      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004860:	4b11      	ldr	r3, [pc, #68]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f0      	beq.n	800484e <HAL_RCC_OscConfig+0x416>
 800486c:	e054      	b.n	8004918 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486e:	4b10      	ldr	r3, [pc, #64]	@ (80048b0 <HAL_RCC_OscConfig+0x478>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fd faf4 	bl	8001e60 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487c:	f7fd faf0 	bl	8001e60 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e045      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488e:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_RCC_OscConfig+0x470>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x444>
 800489a:	e03d      	b.n	8004918 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d107      	bne.n	80048b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e038      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
 80048a8:	40023800 	.word	0x40023800
 80048ac:	40007000 	.word	0x40007000
 80048b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004924 <HAL_RCC_OscConfig+0x4ec>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d028      	beq.n	8004914 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d121      	bne.n	8004914 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048da:	429a      	cmp	r2, r3
 80048dc:	d11a      	bne.n	8004914 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048e4:	4013      	ands	r3, r2
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d111      	bne.n	8004914 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fa:	085b      	lsrs	r3, r3, #1
 80048fc:	3b01      	subs	r3, #1
 80048fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004900:	429a      	cmp	r2, r3
 8004902:	d107      	bne.n	8004914 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d001      	beq.n	8004918 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e000      	b.n	800491a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3718      	adds	r7, #24
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800

08004928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0cc      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800493c:	4b68      	ldr	r3, [pc, #416]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 030f 	and.w	r3, r3, #15
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d90c      	bls.n	8004964 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494a:	4b65      	ldr	r3, [pc, #404]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	b2d2      	uxtb	r2, r2
 8004950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004952:	4b63      	ldr	r3, [pc, #396]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	d001      	beq.n	8004964 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0b8      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d020      	beq.n	80049b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800497c:	4b59      	ldr	r3, [pc, #356]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	4a58      	ldr	r2, [pc, #352]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004982:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004986:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004994:	4b53      	ldr	r3, [pc, #332]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	4a52      	ldr	r2, [pc, #328]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 800499a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800499e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049a0:	4b50      	ldr	r3, [pc, #320]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	494d      	ldr	r1, [pc, #308]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d044      	beq.n	8004a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d107      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c6:	4b47      	ldr	r3, [pc, #284]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d119      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e07f      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d003      	beq.n	80049e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049e2:	2b03      	cmp	r3, #3
 80049e4:	d107      	bne.n	80049f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d109      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e06f      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e067      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a06:	4b37      	ldr	r3, [pc, #220]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f023 0203 	bic.w	r2, r3, #3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	4934      	ldr	r1, [pc, #208]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a18:	f7fd fa22 	bl	8001e60 <HAL_GetTick>
 8004a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a1e:	e00a      	b.n	8004a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a20:	f7fd fa1e 	bl	8001e60 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e04f      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a36:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 020c 	and.w	r2, r3, #12
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d1eb      	bne.n	8004a20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a48:	4b25      	ldr	r3, [pc, #148]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 030f 	and.w	r3, r3, #15
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d20c      	bcs.n	8004a70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a56:	4b22      	ldr	r3, [pc, #136]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5e:	4b20      	ldr	r3, [pc, #128]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d001      	beq.n	8004a70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e032      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d008      	beq.n	8004a8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a7c:	4b19      	ldr	r3, [pc, #100]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	4916      	ldr	r1, [pc, #88]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d009      	beq.n	8004aae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	490e      	ldr	r1, [pc, #56]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aae:	f000 f821 	bl	8004af4 <HAL_RCC_GetSysClockFreq>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	091b      	lsrs	r3, r3, #4
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	490a      	ldr	r1, [pc, #40]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac0:	5ccb      	ldrb	r3, [r1, r3]
 8004ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac6:	4a09      	ldr	r2, [pc, #36]	@ (8004aec <HAL_RCC_ClockConfig+0x1c4>)
 8004ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004aca:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <HAL_RCC_ClockConfig+0x1c8>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fd f982 	bl	8001dd8 <HAL_InitTick>

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	40023c00 	.word	0x40023c00
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	080079b8 	.word	0x080079b8
 8004aec:	20000014 	.word	0x20000014
 8004af0:	20000018 	.word	0x20000018

08004af4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004af4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004af8:	b094      	sub	sp, #80	@ 0x50
 8004afa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b0c:	4b79      	ldr	r3, [pc, #484]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 030c 	and.w	r3, r3, #12
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d00d      	beq.n	8004b34 <HAL_RCC_GetSysClockFreq+0x40>
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	f200 80e1 	bhi.w	8004ce0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <HAL_RCC_GetSysClockFreq+0x34>
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d003      	beq.n	8004b2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004b26:	e0db      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b28:	4b73      	ldr	r3, [pc, #460]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b2c:	e0db      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b2e:	4b73      	ldr	r3, [pc, #460]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0x208>)
 8004b30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b32:	e0d8      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b34:	4b6f      	ldr	r3, [pc, #444]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b3e:	4b6d      	ldr	r3, [pc, #436]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d063      	beq.n	8004c12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	099b      	lsrs	r3, r3, #6
 8004b50:	2200      	movs	r2, #0
 8004b52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b5e:	2300      	movs	r3, #0
 8004b60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b66:	4622      	mov	r2, r4
 8004b68:	462b      	mov	r3, r5
 8004b6a:	f04f 0000 	mov.w	r0, #0
 8004b6e:	f04f 0100 	mov.w	r1, #0
 8004b72:	0159      	lsls	r1, r3, #5
 8004b74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b78:	0150      	lsls	r0, r2, #5
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4621      	mov	r1, r4
 8004b80:	1a51      	subs	r1, r2, r1
 8004b82:	6139      	str	r1, [r7, #16]
 8004b84:	4629      	mov	r1, r5
 8004b86:	eb63 0301 	sbc.w	r3, r3, r1
 8004b8a:	617b      	str	r3, [r7, #20]
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b98:	4659      	mov	r1, fp
 8004b9a:	018b      	lsls	r3, r1, #6
 8004b9c:	4651      	mov	r1, sl
 8004b9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ba2:	4651      	mov	r1, sl
 8004ba4:	018a      	lsls	r2, r1, #6
 8004ba6:	4651      	mov	r1, sl
 8004ba8:	ebb2 0801 	subs.w	r8, r2, r1
 8004bac:	4659      	mov	r1, fp
 8004bae:	eb63 0901 	sbc.w	r9, r3, r1
 8004bb2:	f04f 0200 	mov.w	r2, #0
 8004bb6:	f04f 0300 	mov.w	r3, #0
 8004bba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bc6:	4690      	mov	r8, r2
 8004bc8:	4699      	mov	r9, r3
 8004bca:	4623      	mov	r3, r4
 8004bcc:	eb18 0303 	adds.w	r3, r8, r3
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	462b      	mov	r3, r5
 8004bd4:	eb49 0303 	adc.w	r3, r9, r3
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	f04f 0200 	mov.w	r2, #0
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004be6:	4629      	mov	r1, r5
 8004be8:	024b      	lsls	r3, r1, #9
 8004bea:	4621      	mov	r1, r4
 8004bec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	024a      	lsls	r2, r1, #9
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c04:	f7fb fd30 	bl	8000668 <__aeabi_uldivmod>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c10:	e058      	b.n	8004cc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c12:	4b38      	ldr	r3, [pc, #224]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	099b      	lsrs	r3, r3, #6
 8004c18:	2200      	movs	r2, #0
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	4611      	mov	r1, r2
 8004c1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c22:	623b      	str	r3, [r7, #32]
 8004c24:	2300      	movs	r3, #0
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c2c:	4642      	mov	r2, r8
 8004c2e:	464b      	mov	r3, r9
 8004c30:	f04f 0000 	mov.w	r0, #0
 8004c34:	f04f 0100 	mov.w	r1, #0
 8004c38:	0159      	lsls	r1, r3, #5
 8004c3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c3e:	0150      	lsls	r0, r2, #5
 8004c40:	4602      	mov	r2, r0
 8004c42:	460b      	mov	r3, r1
 8004c44:	4641      	mov	r1, r8
 8004c46:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c4a:	4649      	mov	r1, r9
 8004c4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c64:	ebb2 040a 	subs.w	r4, r2, sl
 8004c68:	eb63 050b 	sbc.w	r5, r3, fp
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	00eb      	lsls	r3, r5, #3
 8004c76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c7a:	00e2      	lsls	r2, r4, #3
 8004c7c:	4614      	mov	r4, r2
 8004c7e:	461d      	mov	r5, r3
 8004c80:	4643      	mov	r3, r8
 8004c82:	18e3      	adds	r3, r4, r3
 8004c84:	603b      	str	r3, [r7, #0]
 8004c86:	464b      	mov	r3, r9
 8004c88:	eb45 0303 	adc.w	r3, r5, r3
 8004c8c:	607b      	str	r3, [r7, #4]
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	f04f 0300 	mov.w	r3, #0
 8004c96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	028b      	lsls	r3, r1, #10
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	028a      	lsls	r2, r1, #10
 8004ca8:	4610      	mov	r0, r2
 8004caa:	4619      	mov	r1, r3
 8004cac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cae:	2200      	movs	r2, #0
 8004cb0:	61bb      	str	r3, [r7, #24]
 8004cb2:	61fa      	str	r2, [r7, #28]
 8004cb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cb8:	f7fb fcd6 	bl	8000668 <__aeabi_uldivmod>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	0c1b      	lsrs	r3, r3, #16
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	3301      	adds	r3, #1
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004cd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cde:	e002      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ce6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3750      	adds	r7, #80	@ 0x50
 8004cec:	46bd      	mov	sp, r7
 8004cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	00f42400 	.word	0x00f42400
 8004cfc:	007a1200 	.word	0x007a1200

08004d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d04:	4b03      	ldr	r3, [pc, #12]	@ (8004d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d06:	681b      	ldr	r3, [r3, #0]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	20000014 	.word	0x20000014

08004d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d1c:	f7ff fff0 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d20:	4602      	mov	r2, r0
 8004d22:	4b05      	ldr	r3, [pc, #20]	@ (8004d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	0a9b      	lsrs	r3, r3, #10
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	4903      	ldr	r1, [pc, #12]	@ (8004d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d2e:	5ccb      	ldrb	r3, [r1, r3]
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	080079c8 	.word	0x080079c8

08004d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d44:	f7ff ffdc 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b05      	ldr	r3, [pc, #20]	@ (8004d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	0b5b      	lsrs	r3, r3, #13
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4903      	ldr	r1, [pc, #12]	@ (8004d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40023800 	.word	0x40023800
 8004d64:	080079c8 	.word	0x080079c8

08004d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d105      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d075      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d9c:	4b91      	ldr	r3, [pc, #580]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004da2:	f7fd f85d 	bl	8001e60 <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004da8:	e008      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004daa:	f7fd f859 	bl	8001e60 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e189      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dbc:	4b8a      	ldr	r3, [pc, #552]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1f0      	bne.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d009      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	019a      	lsls	r2, r3, #6
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	071b      	lsls	r3, r3, #28
 8004de0:	4981      	ldr	r1, [pc, #516]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d01f      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004df4:	4b7c      	ldr	r3, [pc, #496]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dfa:	0f1b      	lsrs	r3, r3, #28
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	019a      	lsls	r2, r3, #6
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	061b      	lsls	r3, r3, #24
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	071b      	lsls	r3, r3, #28
 8004e14:	4974      	ldr	r1, [pc, #464]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e1c:	4b72      	ldr	r3, [pc, #456]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e22:	f023 021f 	bic.w	r2, r3, #31
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	496e      	ldr	r1, [pc, #440]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00d      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	019a      	lsls	r2, r3, #6
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	061b      	lsls	r3, r3, #24
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	071b      	lsls	r3, r3, #28
 8004e54:	4964      	ldr	r1, [pc, #400]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e5c:	4b61      	ldr	r3, [pc, #388]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004e5e:	2201      	movs	r2, #1
 8004e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e62:	f7fc fffd 	bl	8001e60 <HAL_GetTick>
 8004e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e68:	e008      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e6a:	f7fc fff9 	bl	8001e60 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e129      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0f0      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d105      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d079      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ea0:	4b52      	ldr	r3, [pc, #328]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ea6:	f7fc ffdb 	bl	8001e60 <HAL_GetTick>
 8004eaa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004eac:	e008      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004eae:	f7fc ffd7 	bl	8001e60 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e107      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ec0:	4b49      	ldr	r3, [pc, #292]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ec8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ecc:	d0ef      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d020      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004eda:	4b43      	ldr	r3, [pc, #268]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee0:	0f1b      	lsrs	r3, r3, #28
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	019a      	lsls	r2, r3, #6
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	061b      	lsls	r3, r3, #24
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	071b      	lsls	r3, r3, #28
 8004efa:	493b      	ldr	r1, [pc, #236]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f02:	4b39      	ldr	r3, [pc, #228]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f08:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	4934      	ldr	r1, [pc, #208]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01e      	beq.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f28:	4b2f      	ldr	r3, [pc, #188]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f2e:	0e1b      	lsrs	r3, r3, #24
 8004f30:	f003 030f 	and.w	r3, r3, #15
 8004f34:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	019a      	lsls	r2, r3, #6
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	061b      	lsls	r3, r3, #24
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	071b      	lsls	r3, r3, #28
 8004f48:	4927      	ldr	r1, [pc, #156]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f50:	4b25      	ldr	r3, [pc, #148]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f56:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	4922      	ldr	r1, [pc, #136]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f66:	4b21      	ldr	r3, [pc, #132]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004f68:	2201      	movs	r2, #1
 8004f6a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f6c:	f7fc ff78 	bl	8001e60 <HAL_GetTick>
 8004f70:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f72:	e008      	b.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f74:	f7fc ff74 	bl	8001e60 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e0a4      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f86:	4b18      	ldr	r3, [pc, #96]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f92:	d1ef      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 808b 	beq.w	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	60fb      	str	r3, [r7, #12]
 8004fa6:	4b10      	ldr	r3, [pc, #64]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a0b      	ldr	r2, [pc, #44]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fca:	f7fc ff49 	bl	8001e60 <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004fd0:	e010      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fd2:	f7fc ff45 	bl	8001e60 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d909      	bls.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e075      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004fe4:	42470068 	.word	0x42470068
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	42470070 	.word	0x42470070
 8004ff0:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ff4:	4b38      	ldr	r3, [pc, #224]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0e8      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005000:	4b36      	ldr	r3, [pc, #216]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005004:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005008:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d02f      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	429a      	cmp	r2, r3
 800501c:	d028      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800501e:	4b2f      	ldr	r3, [pc, #188]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005026:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005028:	4b2d      	ldr	r3, [pc, #180]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800502a:	2201      	movs	r2, #1
 800502c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800502e:	4b2c      	ldr	r3, [pc, #176]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005030:	2200      	movs	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005034:	4a29      	ldr	r2, [pc, #164]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800503a:	4b28      	ldr	r3, [pc, #160]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b01      	cmp	r3, #1
 8005044:	d114      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005046:	f7fc ff0b 	bl	8001e60 <HAL_GetTick>
 800504a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800504c:	e00a      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800504e:	f7fc ff07 	bl	8001e60 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800505c:	4293      	cmp	r3, r2
 800505e:	d901      	bls.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e035      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005064:	4b1d      	ldr	r3, [pc, #116]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d0ee      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005074:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005078:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800507c:	d10d      	bne.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800507e:	4b17      	ldr	r3, [pc, #92]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800508a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800508e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005092:	4912      	ldr	r1, [pc, #72]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005094:	4313      	orrs	r3, r2
 8005096:	608b      	str	r3, [r1, #8]
 8005098:	e005      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800509a:	4b10      	ldr	r3, [pc, #64]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	4a0f      	ldr	r2, [pc, #60]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050a0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80050a4:	6093      	str	r3, [r2, #8]
 80050a6:	4b0d      	ldr	r3, [pc, #52]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050b2:	490a      	ldr	r1, [pc, #40]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d004      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80050ca:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80050cc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40007000 	.word	0x40007000
 80050dc:	40023800 	.word	0x40023800
 80050e0:	42470e40 	.word	0x42470e40
 80050e4:	424711e0 	.word	0x424711e0

080050e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b01      	cmp	r3, #1
 8005104:	d13f      	bne.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005106:	4b24      	ldr	r3, [pc, #144]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800510e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d006      	beq.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800511c:	d12f      	bne.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800511e:	4b1f      	ldr	r3, [pc, #124]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005120:	617b      	str	r3, [r7, #20]
          break;
 8005122:	e02f      	b.n	8005184 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005124:	4b1c      	ldr	r3, [pc, #112]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800512c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005130:	d108      	bne.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005132:	4b19      	ldr	r3, [pc, #100]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800513a:	4a19      	ldr	r2, [pc, #100]	@ (80051a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800513c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	e007      	b.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005144:	4b14      	ldr	r3, [pc, #80]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800514c:	4a15      	ldr	r2, [pc, #84]	@ (80051a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800514e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005152:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005154:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005156:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800515a:	099b      	lsrs	r3, r3, #6
 800515c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005168:	4b0b      	ldr	r3, [pc, #44]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800516a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800516e:	0f1b      	lsrs	r3, r3, #28
 8005170:	f003 0307 	and.w	r3, r3, #7
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	fbb2 f3f3 	udiv	r3, r2, r3
 800517a:	617b      	str	r3, [r7, #20]
          break;
 800517c:	e002      	b.n	8005184 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
          break;
 8005182:	bf00      	nop
        }
      }
      break;
 8005184:	e000      	b.n	8005188 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005186:	bf00      	nop
    }
  }
  return frequency;
 8005188:	697b      	ldr	r3, [r7, #20]
}
 800518a:	4618      	mov	r0, r3
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	40023800 	.word	0x40023800
 800519c:	00bb8000 	.word	0x00bb8000
 80051a0:	007a1200 	.word	0x007a1200
 80051a4:	00f42400 	.word	0x00f42400

080051a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e041      	b.n	800523e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d106      	bne.n	80051d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f7fc fc72 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	3304      	adds	r3, #4
 80051e4:	4619      	mov	r1, r3
 80051e6:	4610      	mov	r0, r2
 80051e8:	f000 f984 	bl	80054f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	d001      	beq.n	8005260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e046      	b.n	80052ee <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a23      	ldr	r2, [pc, #140]	@ (80052fc <HAL_TIM_Base_Start+0xb4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d022      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527a:	d01d      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a1f      	ldr	r2, [pc, #124]	@ (8005300 <HAL_TIM_Base_Start+0xb8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d018      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1e      	ldr	r2, [pc, #120]	@ (8005304 <HAL_TIM_Base_Start+0xbc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d013      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1c      	ldr	r2, [pc, #112]	@ (8005308 <HAL_TIM_Base_Start+0xc0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00e      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1b      	ldr	r2, [pc, #108]	@ (800530c <HAL_TIM_Base_Start+0xc4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a19      	ldr	r2, [pc, #100]	@ (8005310 <HAL_TIM_Base_Start+0xc8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIM_Base_Start+0x70>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a18      	ldr	r2, [pc, #96]	@ (8005314 <HAL_TIM_Base_Start+0xcc>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d111      	bne.n	80052dc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2b06      	cmp	r3, #6
 80052c8:	d010      	beq.n	80052ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f042 0201 	orr.w	r2, r2, #1
 80052d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052da:	e007      	b.n	80052ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40010000 	.word	0x40010000
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00
 800530c:	40010400 	.word	0x40010400
 8005310:	40014000 	.word	0x40014000
 8005314:	40001800 	.word	0x40001800

08005318 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6a1a      	ldr	r2, [r3, #32]
 8005326:	f241 1311 	movw	r3, #4369	@ 0x1111
 800532a:	4013      	ands	r3, r2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10f      	bne.n	8005350 <HAL_TIM_Base_Stop+0x38>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6a1a      	ldr	r2, [r3, #32]
 8005336:	f240 4344 	movw	r3, #1092	@ 0x444
 800533a:	4013      	ands	r3, r2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d107      	bne.n	8005350 <HAL_TIM_Base_Stop+0x38>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0201 	bic.w	r2, r2, #1
 800534e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800537a:	2b01      	cmp	r3, #1
 800537c:	d101      	bne.n	8005382 <HAL_TIM_ConfigClockSource+0x1c>
 800537e:	2302      	movs	r3, #2
 8005380:	e0b4      	b.n	80054ec <HAL_TIM_ConfigClockSource+0x186>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2202      	movs	r2, #2
 800538e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053a8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053ba:	d03e      	beq.n	800543a <HAL_TIM_ConfigClockSource+0xd4>
 80053bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053c0:	f200 8087 	bhi.w	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053c8:	f000 8086 	beq.w	80054d8 <HAL_TIM_ConfigClockSource+0x172>
 80053cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053d0:	d87f      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053d2:	2b70      	cmp	r3, #112	@ 0x70
 80053d4:	d01a      	beq.n	800540c <HAL_TIM_ConfigClockSource+0xa6>
 80053d6:	2b70      	cmp	r3, #112	@ 0x70
 80053d8:	d87b      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053da:	2b60      	cmp	r3, #96	@ 0x60
 80053dc:	d050      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x11a>
 80053de:	2b60      	cmp	r3, #96	@ 0x60
 80053e0:	d877      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053e2:	2b50      	cmp	r3, #80	@ 0x50
 80053e4:	d03c      	beq.n	8005460 <HAL_TIM_ConfigClockSource+0xfa>
 80053e6:	2b50      	cmp	r3, #80	@ 0x50
 80053e8:	d873      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053ea:	2b40      	cmp	r3, #64	@ 0x40
 80053ec:	d058      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0x13a>
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d86f      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053f2:	2b30      	cmp	r3, #48	@ 0x30
 80053f4:	d064      	beq.n	80054c0 <HAL_TIM_ConfigClockSource+0x15a>
 80053f6:	2b30      	cmp	r3, #48	@ 0x30
 80053f8:	d86b      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 80053fa:	2b20      	cmp	r3, #32
 80053fc:	d060      	beq.n	80054c0 <HAL_TIM_ConfigClockSource+0x15a>
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d867      	bhi.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
 8005402:	2b00      	cmp	r3, #0
 8005404:	d05c      	beq.n	80054c0 <HAL_TIM_ConfigClockSource+0x15a>
 8005406:	2b10      	cmp	r3, #16
 8005408:	d05a      	beq.n	80054c0 <HAL_TIM_ConfigClockSource+0x15a>
 800540a:	e062      	b.n	80054d2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800541c:	f000 f98a 	bl	8005734 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800542e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	609a      	str	r2, [r3, #8]
      break;
 8005438:	e04f      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800544a:	f000 f973 	bl	8005734 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800545c:	609a      	str	r2, [r3, #8]
      break;
 800545e:	e03c      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800546c:	461a      	mov	r2, r3
 800546e:	f000 f8e7 	bl	8005640 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2150      	movs	r1, #80	@ 0x50
 8005478:	4618      	mov	r0, r3
 800547a:	f000 f940 	bl	80056fe <TIM_ITRx_SetConfig>
      break;
 800547e:	e02c      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800548c:	461a      	mov	r2, r3
 800548e:	f000 f906 	bl	800569e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2160      	movs	r1, #96	@ 0x60
 8005498:	4618      	mov	r0, r3
 800549a:	f000 f930 	bl	80056fe <TIM_ITRx_SetConfig>
      break;
 800549e:	e01c      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ac:	461a      	mov	r2, r3
 80054ae:	f000 f8c7 	bl	8005640 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2140      	movs	r1, #64	@ 0x40
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 f920 	bl	80056fe <TIM_ITRx_SetConfig>
      break;
 80054be:	e00c      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4619      	mov	r1, r3
 80054ca:	4610      	mov	r0, r2
 80054cc:	f000 f917 	bl	80056fe <TIM_ITRx_SetConfig>
      break;
 80054d0:	e003      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	73fb      	strb	r3, [r7, #15]
      break;
 80054d6:	e000      	b.n	80054da <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a43      	ldr	r2, [pc, #268]	@ (8005614 <TIM_Base_SetConfig+0x120>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d013      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005512:	d00f      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a40      	ldr	r2, [pc, #256]	@ (8005618 <TIM_Base_SetConfig+0x124>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d00b      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a3f      	ldr	r2, [pc, #252]	@ (800561c <TIM_Base_SetConfig+0x128>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d007      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a3e      	ldr	r2, [pc, #248]	@ (8005620 <TIM_Base_SetConfig+0x12c>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a3d      	ldr	r2, [pc, #244]	@ (8005624 <TIM_Base_SetConfig+0x130>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d108      	bne.n	8005546 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a32      	ldr	r2, [pc, #200]	@ (8005614 <TIM_Base_SetConfig+0x120>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d02b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005554:	d027      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a2f      	ldr	r2, [pc, #188]	@ (8005618 <TIM_Base_SetConfig+0x124>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d023      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a2e      	ldr	r2, [pc, #184]	@ (800561c <TIM_Base_SetConfig+0x128>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d01f      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a2d      	ldr	r2, [pc, #180]	@ (8005620 <TIM_Base_SetConfig+0x12c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a2c      	ldr	r2, [pc, #176]	@ (8005624 <TIM_Base_SetConfig+0x130>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d017      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2b      	ldr	r2, [pc, #172]	@ (8005628 <TIM_Base_SetConfig+0x134>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d013      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2a      	ldr	r2, [pc, #168]	@ (800562c <TIM_Base_SetConfig+0x138>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00f      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a29      	ldr	r2, [pc, #164]	@ (8005630 <TIM_Base_SetConfig+0x13c>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00b      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a28      	ldr	r2, [pc, #160]	@ (8005634 <TIM_Base_SetConfig+0x140>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d007      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a27      	ldr	r2, [pc, #156]	@ (8005638 <TIM_Base_SetConfig+0x144>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d003      	beq.n	80055a6 <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a26      	ldr	r2, [pc, #152]	@ (800563c <TIM_Base_SetConfig+0x148>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d108      	bne.n	80055b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a0e      	ldr	r2, [pc, #56]	@ (8005614 <TIM_Base_SetConfig+0x120>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d003      	beq.n	80055e6 <TIM_Base_SetConfig+0xf2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a10      	ldr	r2, [pc, #64]	@ (8005624 <TIM_Base_SetConfig+0x130>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d103      	bne.n	80055ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	691a      	ldr	r2, [r3, #16]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f043 0204 	orr.w	r2, r3, #4
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	601a      	str	r2, [r3, #0]
}
 8005606:	bf00      	nop
 8005608:	3714      	adds	r7, #20
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	40010000 	.word	0x40010000
 8005618:	40000400 	.word	0x40000400
 800561c:	40000800 	.word	0x40000800
 8005620:	40000c00 	.word	0x40000c00
 8005624:	40010400 	.word	0x40010400
 8005628:	40014000 	.word	0x40014000
 800562c:	40014400 	.word	0x40014400
 8005630:	40014800 	.word	0x40014800
 8005634:	40001800 	.word	0x40001800
 8005638:	40001c00 	.word	0x40001c00
 800563c:	40002000 	.word	0x40002000

08005640 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	f023 0201 	bic.w	r2, r3, #1
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800566a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f023 030a 	bic.w	r3, r3, #10
 800567c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	621a      	str	r2, [r3, #32]
}
 8005692:	bf00      	nop
 8005694:	371c      	adds	r7, #28
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800569e:	b480      	push	{r7}
 80056a0:	b087      	sub	sp, #28
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	f023 0210 	bic.w	r2, r3, #16
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	031b      	lsls	r3, r3, #12
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	011b      	lsls	r3, r3, #4
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	621a      	str	r2, [r3, #32]
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056fe:	b480      	push	{r7}
 8005700:	b085      	sub	sp, #20
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4313      	orrs	r3, r2
 800571c:	f043 0307 	orr.w	r3, r3, #7
 8005720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	609a      	str	r2, [r3, #8]
}
 8005728:	bf00      	nop
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
 8005740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800574e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	021a      	lsls	r2, r3, #8
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	431a      	orrs	r2, r3
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4313      	orrs	r3, r2
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	4313      	orrs	r3, r2
 8005760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	609a      	str	r2, [r3, #8]
}
 8005768:	bf00      	nop
 800576a:	371c      	adds	r7, #28
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005784:	2b01      	cmp	r3, #1
 8005786:	d101      	bne.n	800578c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005788:	2302      	movs	r3, #2
 800578a:	e05a      	b.n	8005842 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2202      	movs	r2, #2
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a21      	ldr	r2, [pc, #132]	@ (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d022      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057d8:	d01d      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a1d      	ldr	r2, [pc, #116]	@ (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d018      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005858 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d013      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a1a      	ldr	r2, [pc, #104]	@ (800585c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d00e      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a18      	ldr	r2, [pc, #96]	@ (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d009      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a17      	ldr	r2, [pc, #92]	@ (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d004      	beq.n	8005816 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a15      	ldr	r2, [pc, #84]	@ (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d10c      	bne.n	8005830 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800581c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	4313      	orrs	r3, r2
 8005826:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40010000 	.word	0x40010000
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800
 800585c:	40000c00 	.word	0x40000c00
 8005860:	40010400 	.word	0x40010400
 8005864:	40014000 	.word	0x40014000
 8005868:	40001800 	.word	0x40001800

0800586c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e042      	b.n	8005904 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d106      	bne.n	8005898 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7fc f930 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2224      	movs	r2, #36	@ 0x24
 800589c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68da      	ldr	r2, [r3, #12]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f973 	bl	8005b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	691a      	ldr	r2, [r3, #16]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	695a      	ldr	r2, [r3, #20]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b08a      	sub	sp, #40	@ 0x28
 8005910:	af02      	add	r7, sp, #8
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	603b      	str	r3, [r7, #0]
 8005918:	4613      	mov	r3, r2
 800591a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005926:	b2db      	uxtb	r3, r3
 8005928:	2b20      	cmp	r3, #32
 800592a:	d175      	bne.n	8005a18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d002      	beq.n	8005938 <HAL_UART_Transmit+0x2c>
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e06e      	b.n	8005a1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2221      	movs	r2, #33	@ 0x21
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800594a:	f7fc fa89 	bl	8001e60 <HAL_GetTick>
 800594e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	88fa      	ldrh	r2, [r7, #6]
 8005954:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	88fa      	ldrh	r2, [r7, #6]
 800595a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005964:	d108      	bne.n	8005978 <HAL_UART_Transmit+0x6c>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d104      	bne.n	8005978 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800596e:	2300      	movs	r3, #0
 8005970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	61bb      	str	r3, [r7, #24]
 8005976:	e003      	b.n	8005980 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800597c:	2300      	movs	r3, #0
 800597e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005980:	e02e      	b.n	80059e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2200      	movs	r2, #0
 800598a:	2180      	movs	r1, #128	@ 0x80
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f848 	bl	8005a22 <UART_WaitOnFlagUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e03a      	b.n	8005a1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10b      	bne.n	80059c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	881b      	ldrh	r3, [r3, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	3302      	adds	r3, #2
 80059be:	61bb      	str	r3, [r7, #24]
 80059c0:	e007      	b.n	80059d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	781a      	ldrb	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	3301      	adds	r3, #1
 80059d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29a      	uxth	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1cb      	bne.n	8005982 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2200      	movs	r2, #0
 80059f2:	2140      	movs	r1, #64	@ 0x40
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f814 	bl	8005a22 <UART_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e006      	b.n	8005a1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2220      	movs	r2, #32
 8005a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a18:	2302      	movs	r3, #2
  }
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3720      	adds	r7, #32
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b086      	sub	sp, #24
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	603b      	str	r3, [r7, #0]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a32:	e03b      	b.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a3a:	d037      	beq.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3c:	f7fc fa10 	bl	8001e60 <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	6a3a      	ldr	r2, [r7, #32]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d302      	bcc.n	8005a52 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a4c:	6a3b      	ldr	r3, [r7, #32]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e03a      	b.n	8005acc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d023      	beq.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2b80      	cmp	r3, #128	@ 0x80
 8005a68:	d020      	beq.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b40      	cmp	r3, #64	@ 0x40
 8005a6e:	d01d      	beq.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b08      	cmp	r3, #8
 8005a7c:	d116      	bne.n	8005aac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a7e:	2300      	movs	r3, #0
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	617b      	str	r3, [r7, #20]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	617b      	str	r3, [r7, #20]
 8005a92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 f81d 	bl	8005ad4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e00f      	b.n	8005acc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	bf0c      	ite	eq
 8005abc:	2301      	moveq	r3, #1
 8005abe:	2300      	movne	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	79fb      	ldrb	r3, [r7, #7]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d0b4      	beq.n	8005a34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b095      	sub	sp, #84	@ 0x54
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae6:	e853 3f00 	ldrex	r3, [r3]
 8005aea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	330c      	adds	r3, #12
 8005afa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005afc:	643a      	str	r2, [r7, #64]	@ 0x40
 8005afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b04:	e841 2300 	strex	r3, r2, [r1]
 8005b08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1e5      	bne.n	8005adc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3314      	adds	r3, #20
 8005b16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	e853 3f00 	ldrex	r3, [r3]
 8005b1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	f023 0301 	bic.w	r3, r3, #1
 8005b26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3314      	adds	r3, #20
 8005b2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e5      	bne.n	8005b10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d119      	bne.n	8005b80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	330c      	adds	r3, #12
 8005b52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	e853 3f00 	ldrex	r3, [r3]
 8005b5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f023 0310 	bic.w	r3, r3, #16
 8005b62:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	330c      	adds	r3, #12
 8005b6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b6c:	61ba      	str	r2, [r7, #24]
 8005b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b70:	6979      	ldr	r1, [r7, #20]
 8005b72:	69ba      	ldr	r2, [r7, #24]
 8005b74:	e841 2300 	strex	r3, r2, [r1]
 8005b78:	613b      	str	r3, [r7, #16]
   return(result);
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e5      	bne.n	8005b4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b8e:	bf00      	nop
 8005b90:	3754      	adds	r7, #84	@ 0x54
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
	...

08005b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ba0:	b0c0      	sub	sp, #256	@ 0x100
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb8:	68d9      	ldr	r1, [r3, #12]
 8005bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	ea40 0301 	orr.w	r3, r0, r1
 8005bc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bf4:	f021 010c 	bic.w	r1, r1, #12
 8005bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c02:	430b      	orrs	r3, r1
 8005c04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	695b      	ldr	r3, [r3, #20]
 8005c0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c16:	6999      	ldr	r1, [r3, #24]
 8005c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	ea40 0301 	orr.w	r3, r0, r1
 8005c22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	4b8f      	ldr	r3, [pc, #572]	@ (8005e68 <UART_SetConfig+0x2cc>)
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d005      	beq.n	8005c3c <UART_SetConfig+0xa0>
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b8d      	ldr	r3, [pc, #564]	@ (8005e6c <UART_SetConfig+0x2d0>)
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d104      	bne.n	8005c46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c3c:	f7ff f880 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8005c40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c44:	e003      	b.n	8005c4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c46:	f7ff f867 	bl	8004d18 <HAL_RCC_GetPCLK1Freq>
 8005c4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c58:	f040 810c 	bne.w	8005e74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c60:	2200      	movs	r2, #0
 8005c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c6e:	4622      	mov	r2, r4
 8005c70:	462b      	mov	r3, r5
 8005c72:	1891      	adds	r1, r2, r2
 8005c74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c76:	415b      	adcs	r3, r3
 8005c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c7e:	4621      	mov	r1, r4
 8005c80:	eb12 0801 	adds.w	r8, r2, r1
 8005c84:	4629      	mov	r1, r5
 8005c86:	eb43 0901 	adc.w	r9, r3, r1
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	f04f 0300 	mov.w	r3, #0
 8005c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c9e:	4690      	mov	r8, r2
 8005ca0:	4699      	mov	r9, r3
 8005ca2:	4623      	mov	r3, r4
 8005ca4:	eb18 0303 	adds.w	r3, r8, r3
 8005ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005cac:	462b      	mov	r3, r5
 8005cae:	eb49 0303 	adc.w	r3, r9, r3
 8005cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005cc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cca:	460b      	mov	r3, r1
 8005ccc:	18db      	adds	r3, r3, r3
 8005cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	eb42 0303 	adc.w	r3, r2, r3
 8005cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005cdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ce0:	f7fa fcc2 	bl	8000668 <__aeabi_uldivmod>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	4b61      	ldr	r3, [pc, #388]	@ (8005e70 <UART_SetConfig+0x2d4>)
 8005cea:	fba3 2302 	umull	r2, r3, r3, r2
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	011c      	lsls	r4, r3, #4
 8005cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cfc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d04:	4642      	mov	r2, r8
 8005d06:	464b      	mov	r3, r9
 8005d08:	1891      	adds	r1, r2, r2
 8005d0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d0c:	415b      	adcs	r3, r3
 8005d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d14:	4641      	mov	r1, r8
 8005d16:	eb12 0a01 	adds.w	sl, r2, r1
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	eb43 0b01 	adc.w	fp, r3, r1
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	f04f 0300 	mov.w	r3, #0
 8005d28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d34:	4692      	mov	sl, r2
 8005d36:	469b      	mov	fp, r3
 8005d38:	4643      	mov	r3, r8
 8005d3a:	eb1a 0303 	adds.w	r3, sl, r3
 8005d3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d42:	464b      	mov	r3, r9
 8005d44:	eb4b 0303 	adc.w	r3, fp, r3
 8005d48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d60:	460b      	mov	r3, r1
 8005d62:	18db      	adds	r3, r3, r3
 8005d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d66:	4613      	mov	r3, r2
 8005d68:	eb42 0303 	adc.w	r3, r2, r3
 8005d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d76:	f7fa fc77 	bl	8000668 <__aeabi_uldivmod>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4611      	mov	r1, r2
 8005d80:	4b3b      	ldr	r3, [pc, #236]	@ (8005e70 <UART_SetConfig+0x2d4>)
 8005d82:	fba3 2301 	umull	r2, r3, r3, r1
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	2264      	movs	r2, #100	@ 0x64
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	1acb      	subs	r3, r1, r3
 8005d90:	00db      	lsls	r3, r3, #3
 8005d92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d96:	4b36      	ldr	r3, [pc, #216]	@ (8005e70 <UART_SetConfig+0x2d4>)
 8005d98:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005da4:	441c      	add	r4, r3
 8005da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005daa:	2200      	movs	r2, #0
 8005dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005db0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005db4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005db8:	4642      	mov	r2, r8
 8005dba:	464b      	mov	r3, r9
 8005dbc:	1891      	adds	r1, r2, r2
 8005dbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005dc0:	415b      	adcs	r3, r3
 8005dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005dc8:	4641      	mov	r1, r8
 8005dca:	1851      	adds	r1, r2, r1
 8005dcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8005dce:	4649      	mov	r1, r9
 8005dd0:	414b      	adcs	r3, r1
 8005dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005de0:	4659      	mov	r1, fp
 8005de2:	00cb      	lsls	r3, r1, #3
 8005de4:	4651      	mov	r1, sl
 8005de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dea:	4651      	mov	r1, sl
 8005dec:	00ca      	lsls	r2, r1, #3
 8005dee:	4610      	mov	r0, r2
 8005df0:	4619      	mov	r1, r3
 8005df2:	4603      	mov	r3, r0
 8005df4:	4642      	mov	r2, r8
 8005df6:	189b      	adds	r3, r3, r2
 8005df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dfc:	464b      	mov	r3, r9
 8005dfe:	460a      	mov	r2, r1
 8005e00:	eb42 0303 	adc.w	r3, r2, r3
 8005e04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	18db      	adds	r3, r3, r3
 8005e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e22:	4613      	mov	r3, r2
 8005e24:	eb42 0303 	adc.w	r3, r2, r3
 8005e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e32:	f7fa fc19 	bl	8000668 <__aeabi_uldivmod>
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e70 <UART_SetConfig+0x2d4>)
 8005e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e40:	095b      	lsrs	r3, r3, #5
 8005e42:	2164      	movs	r1, #100	@ 0x64
 8005e44:	fb01 f303 	mul.w	r3, r1, r3
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	3332      	adds	r3, #50	@ 0x32
 8005e4e:	4a08      	ldr	r2, [pc, #32]	@ (8005e70 <UART_SetConfig+0x2d4>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	095b      	lsrs	r3, r3, #5
 8005e56:	f003 0207 	and.w	r2, r3, #7
 8005e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4422      	add	r2, r4
 8005e62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e64:	e106      	b.n	8006074 <UART_SetConfig+0x4d8>
 8005e66:	bf00      	nop
 8005e68:	40011000 	.word	0x40011000
 8005e6c:	40011400 	.word	0x40011400
 8005e70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e86:	4642      	mov	r2, r8
 8005e88:	464b      	mov	r3, r9
 8005e8a:	1891      	adds	r1, r2, r2
 8005e8c:	6239      	str	r1, [r7, #32]
 8005e8e:	415b      	adcs	r3, r3
 8005e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e96:	4641      	mov	r1, r8
 8005e98:	1854      	adds	r4, r2, r1
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	eb43 0501 	adc.w	r5, r3, r1
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	00eb      	lsls	r3, r5, #3
 8005eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eae:	00e2      	lsls	r2, r4, #3
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	461d      	mov	r5, r3
 8005eb4:	4643      	mov	r3, r8
 8005eb6:	18e3      	adds	r3, r4, r3
 8005eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ebc:	464b      	mov	r3, r9
 8005ebe:	eb45 0303 	adc.w	r3, r5, r3
 8005ec2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ed2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	f04f 0300 	mov.w	r3, #0
 8005ede:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ee2:	4629      	mov	r1, r5
 8005ee4:	008b      	lsls	r3, r1, #2
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eec:	4621      	mov	r1, r4
 8005eee:	008a      	lsls	r2, r1, #2
 8005ef0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ef4:	f7fa fbb8 	bl	8000668 <__aeabi_uldivmod>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4b60      	ldr	r3, [pc, #384]	@ (8006080 <UART_SetConfig+0x4e4>)
 8005efe:	fba3 2302 	umull	r2, r3, r3, r2
 8005f02:	095b      	lsrs	r3, r3, #5
 8005f04:	011c      	lsls	r4, r3, #4
 8005f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f18:	4642      	mov	r2, r8
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	1891      	adds	r1, r2, r2
 8005f1e:	61b9      	str	r1, [r7, #24]
 8005f20:	415b      	adcs	r3, r3
 8005f22:	61fb      	str	r3, [r7, #28]
 8005f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f28:	4641      	mov	r1, r8
 8005f2a:	1851      	adds	r1, r2, r1
 8005f2c:	6139      	str	r1, [r7, #16]
 8005f2e:	4649      	mov	r1, r9
 8005f30:	414b      	adcs	r3, r1
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f40:	4659      	mov	r1, fp
 8005f42:	00cb      	lsls	r3, r1, #3
 8005f44:	4651      	mov	r1, sl
 8005f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f4a:	4651      	mov	r1, sl
 8005f4c:	00ca      	lsls	r2, r1, #3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	4619      	mov	r1, r3
 8005f52:	4603      	mov	r3, r0
 8005f54:	4642      	mov	r2, r8
 8005f56:	189b      	adds	r3, r3, r2
 8005f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	460a      	mov	r2, r1
 8005f60:	eb42 0303 	adc.w	r3, r2, r3
 8005f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f80:	4649      	mov	r1, r9
 8005f82:	008b      	lsls	r3, r1, #2
 8005f84:	4641      	mov	r1, r8
 8005f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f8a:	4641      	mov	r1, r8
 8005f8c:	008a      	lsls	r2, r1, #2
 8005f8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f92:	f7fa fb69 	bl	8000668 <__aeabi_uldivmod>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4611      	mov	r1, r2
 8005f9c:	4b38      	ldr	r3, [pc, #224]	@ (8006080 <UART_SetConfig+0x4e4>)
 8005f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8005fa2:	095b      	lsrs	r3, r3, #5
 8005fa4:	2264      	movs	r2, #100	@ 0x64
 8005fa6:	fb02 f303 	mul.w	r3, r2, r3
 8005faa:	1acb      	subs	r3, r1, r3
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	3332      	adds	r3, #50	@ 0x32
 8005fb0:	4a33      	ldr	r2, [pc, #204]	@ (8006080 <UART_SetConfig+0x4e4>)
 8005fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb6:	095b      	lsrs	r3, r3, #5
 8005fb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fbc:	441c      	add	r4, r3
 8005fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8005fc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005fcc:	4642      	mov	r2, r8
 8005fce:	464b      	mov	r3, r9
 8005fd0:	1891      	adds	r1, r2, r2
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	415b      	adcs	r3, r3
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fdc:	4641      	mov	r1, r8
 8005fde:	1851      	adds	r1, r2, r1
 8005fe0:	6039      	str	r1, [r7, #0]
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	414b      	adcs	r3, r1
 8005fe6:	607b      	str	r3, [r7, #4]
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	00cb      	lsls	r3, r1, #3
 8005ff8:	4651      	mov	r1, sl
 8005ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ffe:	4651      	mov	r1, sl
 8006000:	00ca      	lsls	r2, r1, #3
 8006002:	4610      	mov	r0, r2
 8006004:	4619      	mov	r1, r3
 8006006:	4603      	mov	r3, r0
 8006008:	4642      	mov	r2, r8
 800600a:	189b      	adds	r3, r3, r2
 800600c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800600e:	464b      	mov	r3, r9
 8006010:	460a      	mov	r2, r1
 8006012:	eb42 0303 	adc.w	r3, r2, r3
 8006016:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	663b      	str	r3, [r7, #96]	@ 0x60
 8006022:	667a      	str	r2, [r7, #100]	@ 0x64
 8006024:	f04f 0200 	mov.w	r2, #0
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006030:	4649      	mov	r1, r9
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	4641      	mov	r1, r8
 8006036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800603a:	4641      	mov	r1, r8
 800603c:	008a      	lsls	r2, r1, #2
 800603e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006042:	f7fa fb11 	bl	8000668 <__aeabi_uldivmod>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4b0d      	ldr	r3, [pc, #52]	@ (8006080 <UART_SetConfig+0x4e4>)
 800604c:	fba3 1302 	umull	r1, r3, r3, r2
 8006050:	095b      	lsrs	r3, r3, #5
 8006052:	2164      	movs	r1, #100	@ 0x64
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	3332      	adds	r3, #50	@ 0x32
 800605e:	4a08      	ldr	r2, [pc, #32]	@ (8006080 <UART_SetConfig+0x4e4>)
 8006060:	fba2 2303 	umull	r2, r3, r2, r3
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	f003 020f 	and.w	r2, r3, #15
 800606a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4422      	add	r2, r4
 8006072:	609a      	str	r2, [r3, #8]
}
 8006074:	bf00      	nop
 8006076:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800607a:	46bd      	mov	sp, r7
 800607c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006080:	51eb851f 	.word	0x51eb851f

08006084 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006084:	b084      	sub	sp, #16
 8006086:	b580      	push	{r7, lr}
 8006088:	b084      	sub	sp, #16
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
 800608e:	f107 001c 	add.w	r0, r7, #28
 8006092:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006096:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800609a:	2b01      	cmp	r3, #1
 800609c:	d123      	bne.n	80060e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80060b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d105      	bne.n	80060da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 faa0 	bl	8006620 <USB_CoreReset>
 80060e0:	4603      	mov	r3, r0
 80060e2:	73fb      	strb	r3, [r7, #15]
 80060e4:	e01b      	b.n	800611e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 fa94 	bl	8006620 <USB_CoreReset>
 80060f8:	4603      	mov	r3, r0
 80060fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80060fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006100:	2b00      	cmp	r3, #0
 8006102:	d106      	bne.n	8006112 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006108:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006110:	e005      	b.n	800611e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006116:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800611e:	7fbb      	ldrb	r3, [r7, #30]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d10b      	bne.n	800613c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f043 0206 	orr.w	r2, r3, #6
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f043 0220 	orr.w	r2, r3, #32
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006148:	b004      	add	sp, #16
 800614a:	4770      	bx	lr

0800614c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f023 0201 	bic.w	r2, r3, #1
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	370c      	adds	r7, #12
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr

0800616e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b084      	sub	sp, #16
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
 8006176:	460b      	mov	r3, r1
 8006178:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d115      	bne.n	80061bc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800619c:	200a      	movs	r0, #10
 800619e:	f7fb fe6b 	bl	8001e78 <HAL_Delay>
      ms += 10U;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	330a      	adds	r3, #10
 80061a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fa2b 	bl	8006604 <USB_GetMode>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d01e      	beq.n	80061f2 <USB_SetCurrentMode+0x84>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2bc7      	cmp	r3, #199	@ 0xc7
 80061b8:	d9f0      	bls.n	800619c <USB_SetCurrentMode+0x2e>
 80061ba:	e01a      	b.n	80061f2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d115      	bne.n	80061ee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061ce:	200a      	movs	r0, #10
 80061d0:	f7fb fe52 	bl	8001e78 <HAL_Delay>
      ms += 10U;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	330a      	adds	r3, #10
 80061d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fa12 	bl	8006604 <USB_GetMode>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d005      	beq.n	80061f2 <USB_SetCurrentMode+0x84>
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80061ea:	d9f0      	bls.n	80061ce <USB_SetCurrentMode+0x60>
 80061ec:	e001      	b.n	80061f2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e005      	b.n	80061fe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2bc8      	cmp	r3, #200	@ 0xc8
 80061f6:	d101      	bne.n	80061fc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
	...

08006208 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006208:	b084      	sub	sp, #16
 800620a:	b580      	push	{r7, lr}
 800620c:	b086      	sub	sp, #24
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
 8006212:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006216:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006222:	2300      	movs	r3, #0
 8006224:	613b      	str	r3, [r7, #16]
 8006226:	e009      	b.n	800623c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	3340      	adds	r3, #64	@ 0x40
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4413      	add	r3, r2
 8006232:	2200      	movs	r2, #0
 8006234:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	3301      	adds	r3, #1
 800623a:	613b      	str	r3, [r7, #16]
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	2b0e      	cmp	r3, #14
 8006240:	d9f2      	bls.n	8006228 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006242:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006246:	2b00      	cmp	r3, #0
 8006248:	d11c      	bne.n	8006284 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006258:	f043 0302 	orr.w	r3, r3, #2
 800625c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006262:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	639a      	str	r2, [r3, #56]	@ 0x38
 8006282:	e00b      	b.n	800629c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006288:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006294:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80062a2:	461a      	mov	r2, r3
 80062a4:	2300      	movs	r3, #0
 80062a6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062a8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d10d      	bne.n	80062cc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d104      	bne.n	80062c2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062b8:	2100      	movs	r1, #0
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f968 	bl	8006590 <USB_SetDevSpeed>
 80062c0:	e008      	b.n	80062d4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062c2:	2101      	movs	r1, #1
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 f963 	bl	8006590 <USB_SetDevSpeed>
 80062ca:	e003      	b.n	80062d4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062cc:	2103      	movs	r1, #3
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f95e 	bl	8006590 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062d4:	2110      	movs	r1, #16
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f8fa 	bl	80064d0 <USB_FlushTxFifo>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f924 	bl	8006534 <USB_FlushRxFifo>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062fc:	461a      	mov	r2, r3
 80062fe:	2300      	movs	r3, #0
 8006300:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006308:	461a      	mov	r2, r3
 800630a:	2300      	movs	r3, #0
 800630c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006314:	461a      	mov	r2, r3
 8006316:	2300      	movs	r3, #0
 8006318:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800631a:	2300      	movs	r3, #0
 800631c:	613b      	str	r3, [r7, #16]
 800631e:	e043      	b.n	80063a8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	015a      	lsls	r2, r3, #5
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006332:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006336:	d118      	bne.n	800636a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d10a      	bne.n	8006354 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	015a      	lsls	r2, r3, #5
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	4413      	add	r3, r2
 8006346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800634a:	461a      	mov	r2, r3
 800634c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006350:	6013      	str	r3, [r2, #0]
 8006352:	e013      	b.n	800637c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006360:	461a      	mov	r2, r3
 8006362:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	e008      	b.n	800637c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4413      	add	r3, r2
 8006372:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006376:	461a      	mov	r2, r3
 8006378:	2300      	movs	r3, #0
 800637a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006388:	461a      	mov	r2, r3
 800638a:	2300      	movs	r3, #0
 800638c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	4413      	add	r3, r2
 8006396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800639a:	461a      	mov	r2, r3
 800639c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	3301      	adds	r3, #1
 80063a6:	613b      	str	r3, [r7, #16]
 80063a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063ac:	461a      	mov	r2, r3
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d3b5      	bcc.n	8006320 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063b4:	2300      	movs	r3, #0
 80063b6:	613b      	str	r3, [r7, #16]
 80063b8:	e043      	b.n	8006442 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063d0:	d118      	bne.n	8006404 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10a      	bne.n	80063ee <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	015a      	lsls	r2, r3, #5
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4413      	add	r3, r2
 80063e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e4:	461a      	mov	r2, r3
 80063e6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80063ea:	6013      	str	r3, [r2, #0]
 80063ec:	e013      	b.n	8006416 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fa:	461a      	mov	r2, r3
 80063fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	e008      	b.n	8006416 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	015a      	lsls	r2, r3, #5
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006410:	461a      	mov	r2, r3
 8006412:	2300      	movs	r3, #0
 8006414:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	015a      	lsls	r2, r3, #5
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	4413      	add	r3, r2
 800641e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006422:	461a      	mov	r2, r3
 8006424:	2300      	movs	r3, #0
 8006426:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	015a      	lsls	r2, r3, #5
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	4413      	add	r3, r2
 8006430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006434:	461a      	mov	r2, r3
 8006436:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800643a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	3301      	adds	r3, #1
 8006440:	613b      	str	r3, [r7, #16]
 8006442:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006446:	461a      	mov	r2, r3
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	4293      	cmp	r3, r2
 800644c:	d3b5      	bcc.n	80063ba <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800645c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006460:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800646e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006470:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006474:	2b00      	cmp	r3, #0
 8006476:	d105      	bne.n	8006484 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	f043 0210 	orr.w	r2, r3, #16
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	699a      	ldr	r2, [r3, #24]
 8006488:	4b10      	ldr	r3, [pc, #64]	@ (80064cc <USB_DevInit+0x2c4>)
 800648a:	4313      	orrs	r3, r2
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006490:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006494:	2b00      	cmp	r3, #0
 8006496:	d005      	beq.n	80064a4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	f043 0208 	orr.w	r2, r3, #8
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d107      	bne.n	80064bc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064b4:	f043 0304 	orr.w	r3, r3, #4
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064c8:	b004      	add	sp, #16
 80064ca:	4770      	bx	lr
 80064cc:	803c3800 	.word	0x803c3800

080064d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	3301      	adds	r3, #1
 80064e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064ea:	d901      	bls.n	80064f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e01b      	b.n	8006528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	daf2      	bge.n	80064de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	019b      	lsls	r3, r3, #6
 8006500:	f043 0220 	orr.w	r2, r3, #32
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	3301      	adds	r3, #1
 800650c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006514:	d901      	bls.n	800651a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e006      	b.n	8006528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0320 	and.w	r3, r3, #32
 8006522:	2b20      	cmp	r3, #32
 8006524:	d0f0      	beq.n	8006508 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	3301      	adds	r3, #1
 8006544:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800654c:	d901      	bls.n	8006552 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e018      	b.n	8006584 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	2b00      	cmp	r3, #0
 8006558:	daf2      	bge.n	8006540 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2210      	movs	r2, #16
 8006562:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	3301      	adds	r3, #1
 8006568:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006570:	d901      	bls.n	8006576 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e006      	b.n	8006584 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f003 0310 	and.w	r3, r3, #16
 800657e:	2b10      	cmp	r3, #16
 8006580:	d0f0      	beq.n	8006564 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3714      	adds	r7, #20
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	460b      	mov	r3, r1
 800659a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	78fb      	ldrb	r3, [r7, #3]
 80065aa:	68f9      	ldr	r1, [r7, #12]
 80065ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065b0:	4313      	orrs	r3, r2
 80065b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3714      	adds	r7, #20
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b085      	sub	sp, #20
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80065dc:	f023 0303 	bic.w	r3, r3, #3
 80065e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065f0:	f043 0302 	orr.w	r3, r3, #2
 80065f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	695b      	ldr	r3, [r3, #20]
 8006610:	f003 0301 	and.w	r3, r3, #1
}
 8006614:	4618      	mov	r0, r3
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3301      	adds	r3, #1
 8006630:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006638:	d901      	bls.n	800663e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e022      	b.n	8006684 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	2b00      	cmp	r3, #0
 8006644:	daf2      	bge.n	800662c <USB_CoreReset+0xc>

  count = 10U;
 8006646:	230a      	movs	r3, #10
 8006648:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800664a:	e002      	b.n	8006652 <USB_CoreReset+0x32>
  {
    count--;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3b01      	subs	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1f9      	bne.n	800664c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f043 0201 	orr.w	r2, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	3301      	adds	r3, #1
 8006668:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006670:	d901      	bls.n	8006676 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e006      	b.n	8006684 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d0f0      	beq.n	8006664 <USB_CoreReset+0x44>

  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3714      	adds	r7, #20
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <_ZdlPvj>:
 8006690:	f000 b800 	b.w	8006694 <_ZdlPv>

08006694 <_ZdlPv>:
 8006694:	f000 b800 	b.w	8006698 <free>

08006698 <free>:
 8006698:	4b02      	ldr	r3, [pc, #8]	@ (80066a4 <free+0xc>)
 800669a:	4601      	mov	r1, r0
 800669c:	6818      	ldr	r0, [r3, #0]
 800669e:	f000 bac7 	b.w	8006c30 <_free_r>
 80066a2:	bf00      	nop
 80066a4:	2000002c 	.word	0x2000002c

080066a8 <sbrk_aligned>:
 80066a8:	b570      	push	{r4, r5, r6, lr}
 80066aa:	4e0f      	ldr	r6, [pc, #60]	@ (80066e8 <sbrk_aligned+0x40>)
 80066ac:	460c      	mov	r4, r1
 80066ae:	6831      	ldr	r1, [r6, #0]
 80066b0:	4605      	mov	r5, r0
 80066b2:	b911      	cbnz	r1, 80066ba <sbrk_aligned+0x12>
 80066b4:	f000 fa5e 	bl	8006b74 <_sbrk_r>
 80066b8:	6030      	str	r0, [r6, #0]
 80066ba:	4621      	mov	r1, r4
 80066bc:	4628      	mov	r0, r5
 80066be:	f000 fa59 	bl	8006b74 <_sbrk_r>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	d103      	bne.n	80066ce <sbrk_aligned+0x26>
 80066c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80066ca:	4620      	mov	r0, r4
 80066cc:	bd70      	pop	{r4, r5, r6, pc}
 80066ce:	1cc4      	adds	r4, r0, #3
 80066d0:	f024 0403 	bic.w	r4, r4, #3
 80066d4:	42a0      	cmp	r0, r4
 80066d6:	d0f8      	beq.n	80066ca <sbrk_aligned+0x22>
 80066d8:	1a21      	subs	r1, r4, r0
 80066da:	4628      	mov	r0, r5
 80066dc:	f000 fa4a 	bl	8006b74 <_sbrk_r>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d1f2      	bne.n	80066ca <sbrk_aligned+0x22>
 80066e4:	e7ef      	b.n	80066c6 <sbrk_aligned+0x1e>
 80066e6:	bf00      	nop
 80066e8:	20011700 	.word	0x20011700

080066ec <_malloc_r>:
 80066ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f0:	1ccd      	adds	r5, r1, #3
 80066f2:	f025 0503 	bic.w	r5, r5, #3
 80066f6:	3508      	adds	r5, #8
 80066f8:	2d0c      	cmp	r5, #12
 80066fa:	bf38      	it	cc
 80066fc:	250c      	movcc	r5, #12
 80066fe:	2d00      	cmp	r5, #0
 8006700:	4606      	mov	r6, r0
 8006702:	db01      	blt.n	8006708 <_malloc_r+0x1c>
 8006704:	42a9      	cmp	r1, r5
 8006706:	d904      	bls.n	8006712 <_malloc_r+0x26>
 8006708:	230c      	movs	r3, #12
 800670a:	6033      	str	r3, [r6, #0]
 800670c:	2000      	movs	r0, #0
 800670e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067e8 <_malloc_r+0xfc>
 8006716:	f000 f869 	bl	80067ec <__malloc_lock>
 800671a:	f8d8 3000 	ldr.w	r3, [r8]
 800671e:	461c      	mov	r4, r3
 8006720:	bb44      	cbnz	r4, 8006774 <_malloc_r+0x88>
 8006722:	4629      	mov	r1, r5
 8006724:	4630      	mov	r0, r6
 8006726:	f7ff ffbf 	bl	80066a8 <sbrk_aligned>
 800672a:	1c43      	adds	r3, r0, #1
 800672c:	4604      	mov	r4, r0
 800672e:	d158      	bne.n	80067e2 <_malloc_r+0xf6>
 8006730:	f8d8 4000 	ldr.w	r4, [r8]
 8006734:	4627      	mov	r7, r4
 8006736:	2f00      	cmp	r7, #0
 8006738:	d143      	bne.n	80067c2 <_malloc_r+0xd6>
 800673a:	2c00      	cmp	r4, #0
 800673c:	d04b      	beq.n	80067d6 <_malloc_r+0xea>
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	4639      	mov	r1, r7
 8006742:	4630      	mov	r0, r6
 8006744:	eb04 0903 	add.w	r9, r4, r3
 8006748:	f000 fa14 	bl	8006b74 <_sbrk_r>
 800674c:	4581      	cmp	r9, r0
 800674e:	d142      	bne.n	80067d6 <_malloc_r+0xea>
 8006750:	6821      	ldr	r1, [r4, #0]
 8006752:	1a6d      	subs	r5, r5, r1
 8006754:	4629      	mov	r1, r5
 8006756:	4630      	mov	r0, r6
 8006758:	f7ff ffa6 	bl	80066a8 <sbrk_aligned>
 800675c:	3001      	adds	r0, #1
 800675e:	d03a      	beq.n	80067d6 <_malloc_r+0xea>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	442b      	add	r3, r5
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	f8d8 3000 	ldr.w	r3, [r8]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	bb62      	cbnz	r2, 80067c8 <_malloc_r+0xdc>
 800676e:	f8c8 7000 	str.w	r7, [r8]
 8006772:	e00f      	b.n	8006794 <_malloc_r+0xa8>
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	1b52      	subs	r2, r2, r5
 8006778:	d420      	bmi.n	80067bc <_malloc_r+0xd0>
 800677a:	2a0b      	cmp	r2, #11
 800677c:	d917      	bls.n	80067ae <_malloc_r+0xc2>
 800677e:	1961      	adds	r1, r4, r5
 8006780:	42a3      	cmp	r3, r4
 8006782:	6025      	str	r5, [r4, #0]
 8006784:	bf18      	it	ne
 8006786:	6059      	strne	r1, [r3, #4]
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	bf08      	it	eq
 800678c:	f8c8 1000 	streq.w	r1, [r8]
 8006790:	5162      	str	r2, [r4, r5]
 8006792:	604b      	str	r3, [r1, #4]
 8006794:	4630      	mov	r0, r6
 8006796:	f000 f82f 	bl	80067f8 <__malloc_unlock>
 800679a:	f104 000b 	add.w	r0, r4, #11
 800679e:	1d23      	adds	r3, r4, #4
 80067a0:	f020 0007 	bic.w	r0, r0, #7
 80067a4:	1ac2      	subs	r2, r0, r3
 80067a6:	bf1c      	itt	ne
 80067a8:	1a1b      	subne	r3, r3, r0
 80067aa:	50a3      	strne	r3, [r4, r2]
 80067ac:	e7af      	b.n	800670e <_malloc_r+0x22>
 80067ae:	6862      	ldr	r2, [r4, #4]
 80067b0:	42a3      	cmp	r3, r4
 80067b2:	bf0c      	ite	eq
 80067b4:	f8c8 2000 	streq.w	r2, [r8]
 80067b8:	605a      	strne	r2, [r3, #4]
 80067ba:	e7eb      	b.n	8006794 <_malloc_r+0xa8>
 80067bc:	4623      	mov	r3, r4
 80067be:	6864      	ldr	r4, [r4, #4]
 80067c0:	e7ae      	b.n	8006720 <_malloc_r+0x34>
 80067c2:	463c      	mov	r4, r7
 80067c4:	687f      	ldr	r7, [r7, #4]
 80067c6:	e7b6      	b.n	8006736 <_malloc_r+0x4a>
 80067c8:	461a      	mov	r2, r3
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	42a3      	cmp	r3, r4
 80067ce:	d1fb      	bne.n	80067c8 <_malloc_r+0xdc>
 80067d0:	2300      	movs	r3, #0
 80067d2:	6053      	str	r3, [r2, #4]
 80067d4:	e7de      	b.n	8006794 <_malloc_r+0xa8>
 80067d6:	230c      	movs	r3, #12
 80067d8:	6033      	str	r3, [r6, #0]
 80067da:	4630      	mov	r0, r6
 80067dc:	f000 f80c 	bl	80067f8 <__malloc_unlock>
 80067e0:	e794      	b.n	800670c <_malloc_r+0x20>
 80067e2:	6005      	str	r5, [r0, #0]
 80067e4:	e7d6      	b.n	8006794 <_malloc_r+0xa8>
 80067e6:	bf00      	nop
 80067e8:	20011704 	.word	0x20011704

080067ec <__malloc_lock>:
 80067ec:	4801      	ldr	r0, [pc, #4]	@ (80067f4 <__malloc_lock+0x8>)
 80067ee:	f000 ba0e 	b.w	8006c0e <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	20011848 	.word	0x20011848

080067f8 <__malloc_unlock>:
 80067f8:	4801      	ldr	r0, [pc, #4]	@ (8006800 <__malloc_unlock+0x8>)
 80067fa:	f000 ba09 	b.w	8006c10 <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	20011848 	.word	0x20011848

08006804 <_realloc_r>:
 8006804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006808:	4607      	mov	r7, r0
 800680a:	4614      	mov	r4, r2
 800680c:	460d      	mov	r5, r1
 800680e:	b921      	cbnz	r1, 800681a <_realloc_r+0x16>
 8006810:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006814:	4611      	mov	r1, r2
 8006816:	f7ff bf69 	b.w	80066ec <_malloc_r>
 800681a:	b92a      	cbnz	r2, 8006828 <_realloc_r+0x24>
 800681c:	f000 fa08 	bl	8006c30 <_free_r>
 8006820:	4625      	mov	r5, r4
 8006822:	4628      	mov	r0, r5
 8006824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006828:	f000 fa4c 	bl	8006cc4 <_malloc_usable_size_r>
 800682c:	4284      	cmp	r4, r0
 800682e:	4606      	mov	r6, r0
 8006830:	d802      	bhi.n	8006838 <_realloc_r+0x34>
 8006832:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006836:	d8f4      	bhi.n	8006822 <_realloc_r+0x1e>
 8006838:	4621      	mov	r1, r4
 800683a:	4638      	mov	r0, r7
 800683c:	f7ff ff56 	bl	80066ec <_malloc_r>
 8006840:	4680      	mov	r8, r0
 8006842:	b908      	cbnz	r0, 8006848 <_realloc_r+0x44>
 8006844:	4645      	mov	r5, r8
 8006846:	e7ec      	b.n	8006822 <_realloc_r+0x1e>
 8006848:	42b4      	cmp	r4, r6
 800684a:	4622      	mov	r2, r4
 800684c:	4629      	mov	r1, r5
 800684e:	bf28      	it	cs
 8006850:	4632      	movcs	r2, r6
 8006852:	f000 f9de 	bl	8006c12 <memcpy>
 8006856:	4629      	mov	r1, r5
 8006858:	4638      	mov	r0, r7
 800685a:	f000 f9e9 	bl	8006c30 <_free_r>
 800685e:	e7f1      	b.n	8006844 <_realloc_r+0x40>

08006860 <std>:
 8006860:	2300      	movs	r3, #0
 8006862:	b510      	push	{r4, lr}
 8006864:	4604      	mov	r4, r0
 8006866:	e9c0 3300 	strd	r3, r3, [r0]
 800686a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800686e:	6083      	str	r3, [r0, #8]
 8006870:	8181      	strh	r1, [r0, #12]
 8006872:	6643      	str	r3, [r0, #100]	@ 0x64
 8006874:	81c2      	strh	r2, [r0, #14]
 8006876:	6183      	str	r3, [r0, #24]
 8006878:	4619      	mov	r1, r3
 800687a:	2208      	movs	r2, #8
 800687c:	305c      	adds	r0, #92	@ 0x5c
 800687e:	f000 f93c 	bl	8006afa <memset>
 8006882:	4b0d      	ldr	r3, [pc, #52]	@ (80068b8 <std+0x58>)
 8006884:	6263      	str	r3, [r4, #36]	@ 0x24
 8006886:	4b0d      	ldr	r3, [pc, #52]	@ (80068bc <std+0x5c>)
 8006888:	62a3      	str	r3, [r4, #40]	@ 0x28
 800688a:	4b0d      	ldr	r3, [pc, #52]	@ (80068c0 <std+0x60>)
 800688c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800688e:	4b0d      	ldr	r3, [pc, #52]	@ (80068c4 <std+0x64>)
 8006890:	6323      	str	r3, [r4, #48]	@ 0x30
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <std+0x68>)
 8006894:	6224      	str	r4, [r4, #32]
 8006896:	429c      	cmp	r4, r3
 8006898:	d006      	beq.n	80068a8 <std+0x48>
 800689a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800689e:	4294      	cmp	r4, r2
 80068a0:	d002      	beq.n	80068a8 <std+0x48>
 80068a2:	33d0      	adds	r3, #208	@ 0xd0
 80068a4:	429c      	cmp	r4, r3
 80068a6:	d105      	bne.n	80068b4 <std+0x54>
 80068a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b0:	f000 b9ac 	b.w	8006c0c <__retarget_lock_init_recursive>
 80068b4:	bd10      	pop	{r4, pc}
 80068b6:	bf00      	nop
 80068b8:	08006a75 	.word	0x08006a75
 80068bc:	08006a97 	.word	0x08006a97
 80068c0:	08006acf 	.word	0x08006acf
 80068c4:	08006af3 	.word	0x08006af3
 80068c8:	20011708 	.word	0x20011708

080068cc <stdio_exit_handler>:
 80068cc:	4a02      	ldr	r2, [pc, #8]	@ (80068d8 <stdio_exit_handler+0xc>)
 80068ce:	4903      	ldr	r1, [pc, #12]	@ (80068dc <stdio_exit_handler+0x10>)
 80068d0:	4803      	ldr	r0, [pc, #12]	@ (80068e0 <stdio_exit_handler+0x14>)
 80068d2:	f000 b869 	b.w	80069a8 <_fwalk_sglue>
 80068d6:	bf00      	nop
 80068d8:	20000020 	.word	0x20000020
 80068dc:	08007629 	.word	0x08007629
 80068e0:	20000030 	.word	0x20000030

080068e4 <cleanup_stdio>:
 80068e4:	6841      	ldr	r1, [r0, #4]
 80068e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006918 <cleanup_stdio+0x34>)
 80068e8:	4299      	cmp	r1, r3
 80068ea:	b510      	push	{r4, lr}
 80068ec:	4604      	mov	r4, r0
 80068ee:	d001      	beq.n	80068f4 <cleanup_stdio+0x10>
 80068f0:	f000 fe9a 	bl	8007628 <_fflush_r>
 80068f4:	68a1      	ldr	r1, [r4, #8]
 80068f6:	4b09      	ldr	r3, [pc, #36]	@ (800691c <cleanup_stdio+0x38>)
 80068f8:	4299      	cmp	r1, r3
 80068fa:	d002      	beq.n	8006902 <cleanup_stdio+0x1e>
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fe93 	bl	8007628 <_fflush_r>
 8006902:	68e1      	ldr	r1, [r4, #12]
 8006904:	4b06      	ldr	r3, [pc, #24]	@ (8006920 <cleanup_stdio+0x3c>)
 8006906:	4299      	cmp	r1, r3
 8006908:	d004      	beq.n	8006914 <cleanup_stdio+0x30>
 800690a:	4620      	mov	r0, r4
 800690c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006910:	f000 be8a 	b.w	8007628 <_fflush_r>
 8006914:	bd10      	pop	{r4, pc}
 8006916:	bf00      	nop
 8006918:	20011708 	.word	0x20011708
 800691c:	20011770 	.word	0x20011770
 8006920:	200117d8 	.word	0x200117d8

08006924 <global_stdio_init.part.0>:
 8006924:	b510      	push	{r4, lr}
 8006926:	4b0b      	ldr	r3, [pc, #44]	@ (8006954 <global_stdio_init.part.0+0x30>)
 8006928:	4c0b      	ldr	r4, [pc, #44]	@ (8006958 <global_stdio_init.part.0+0x34>)
 800692a:	4a0c      	ldr	r2, [pc, #48]	@ (800695c <global_stdio_init.part.0+0x38>)
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	4620      	mov	r0, r4
 8006930:	2200      	movs	r2, #0
 8006932:	2104      	movs	r1, #4
 8006934:	f7ff ff94 	bl	8006860 <std>
 8006938:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800693c:	2201      	movs	r2, #1
 800693e:	2109      	movs	r1, #9
 8006940:	f7ff ff8e 	bl	8006860 <std>
 8006944:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006948:	2202      	movs	r2, #2
 800694a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800694e:	2112      	movs	r1, #18
 8006950:	f7ff bf86 	b.w	8006860 <std>
 8006954:	20011840 	.word	0x20011840
 8006958:	20011708 	.word	0x20011708
 800695c:	080068cd 	.word	0x080068cd

08006960 <__sfp_lock_acquire>:
 8006960:	4801      	ldr	r0, [pc, #4]	@ (8006968 <__sfp_lock_acquire+0x8>)
 8006962:	f000 b954 	b.w	8006c0e <__retarget_lock_acquire_recursive>
 8006966:	bf00      	nop
 8006968:	20011849 	.word	0x20011849

0800696c <__sfp_lock_release>:
 800696c:	4801      	ldr	r0, [pc, #4]	@ (8006974 <__sfp_lock_release+0x8>)
 800696e:	f000 b94f 	b.w	8006c10 <__retarget_lock_release_recursive>
 8006972:	bf00      	nop
 8006974:	20011849 	.word	0x20011849

08006978 <__sinit>:
 8006978:	b510      	push	{r4, lr}
 800697a:	4604      	mov	r4, r0
 800697c:	f7ff fff0 	bl	8006960 <__sfp_lock_acquire>
 8006980:	6a23      	ldr	r3, [r4, #32]
 8006982:	b11b      	cbz	r3, 800698c <__sinit+0x14>
 8006984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006988:	f7ff bff0 	b.w	800696c <__sfp_lock_release>
 800698c:	4b04      	ldr	r3, [pc, #16]	@ (80069a0 <__sinit+0x28>)
 800698e:	6223      	str	r3, [r4, #32]
 8006990:	4b04      	ldr	r3, [pc, #16]	@ (80069a4 <__sinit+0x2c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1f5      	bne.n	8006984 <__sinit+0xc>
 8006998:	f7ff ffc4 	bl	8006924 <global_stdio_init.part.0>
 800699c:	e7f2      	b.n	8006984 <__sinit+0xc>
 800699e:	bf00      	nop
 80069a0:	080068e5 	.word	0x080068e5
 80069a4:	20011840 	.word	0x20011840

080069a8 <_fwalk_sglue>:
 80069a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069ac:	4607      	mov	r7, r0
 80069ae:	4688      	mov	r8, r1
 80069b0:	4614      	mov	r4, r2
 80069b2:	2600      	movs	r6, #0
 80069b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069b8:	f1b9 0901 	subs.w	r9, r9, #1
 80069bc:	d505      	bpl.n	80069ca <_fwalk_sglue+0x22>
 80069be:	6824      	ldr	r4, [r4, #0]
 80069c0:	2c00      	cmp	r4, #0
 80069c2:	d1f7      	bne.n	80069b4 <_fwalk_sglue+0xc>
 80069c4:	4630      	mov	r0, r6
 80069c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ca:	89ab      	ldrh	r3, [r5, #12]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d907      	bls.n	80069e0 <_fwalk_sglue+0x38>
 80069d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069d4:	3301      	adds	r3, #1
 80069d6:	d003      	beq.n	80069e0 <_fwalk_sglue+0x38>
 80069d8:	4629      	mov	r1, r5
 80069da:	4638      	mov	r0, r7
 80069dc:	47c0      	blx	r8
 80069de:	4306      	orrs	r6, r0
 80069e0:	3568      	adds	r5, #104	@ 0x68
 80069e2:	e7e9      	b.n	80069b8 <_fwalk_sglue+0x10>

080069e4 <iprintf>:
 80069e4:	b40f      	push	{r0, r1, r2, r3}
 80069e6:	b507      	push	{r0, r1, r2, lr}
 80069e8:	4906      	ldr	r1, [pc, #24]	@ (8006a04 <iprintf+0x20>)
 80069ea:	ab04      	add	r3, sp, #16
 80069ec:	6808      	ldr	r0, [r1, #0]
 80069ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f2:	6881      	ldr	r1, [r0, #8]
 80069f4:	9301      	str	r3, [sp, #4]
 80069f6:	f000 faef 	bl	8006fd8 <_vfiprintf_r>
 80069fa:	b003      	add	sp, #12
 80069fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a00:	b004      	add	sp, #16
 8006a02:	4770      	bx	lr
 8006a04:	2000002c 	.word	0x2000002c

08006a08 <sniprintf>:
 8006a08:	b40c      	push	{r2, r3}
 8006a0a:	b530      	push	{r4, r5, lr}
 8006a0c:	4b18      	ldr	r3, [pc, #96]	@ (8006a70 <sniprintf+0x68>)
 8006a0e:	1e0c      	subs	r4, r1, #0
 8006a10:	681d      	ldr	r5, [r3, #0]
 8006a12:	b09d      	sub	sp, #116	@ 0x74
 8006a14:	da08      	bge.n	8006a28 <sniprintf+0x20>
 8006a16:	238b      	movs	r3, #139	@ 0x8b
 8006a18:	602b      	str	r3, [r5, #0]
 8006a1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a1e:	b01d      	add	sp, #116	@ 0x74
 8006a20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a24:	b002      	add	sp, #8
 8006a26:	4770      	bx	lr
 8006a28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006a2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006a36:	bf14      	ite	ne
 8006a38:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006a3c:	4623      	moveq	r3, r4
 8006a3e:	9304      	str	r3, [sp, #16]
 8006a40:	9307      	str	r3, [sp, #28]
 8006a42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006a46:	9002      	str	r0, [sp, #8]
 8006a48:	9006      	str	r0, [sp, #24]
 8006a4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006a50:	ab21      	add	r3, sp, #132	@ 0x84
 8006a52:	a902      	add	r1, sp, #8
 8006a54:	4628      	mov	r0, r5
 8006a56:	9301      	str	r3, [sp, #4]
 8006a58:	f000 f998 	bl	8006d8c <_svfiprintf_r>
 8006a5c:	1c43      	adds	r3, r0, #1
 8006a5e:	bfbc      	itt	lt
 8006a60:	238b      	movlt	r3, #139	@ 0x8b
 8006a62:	602b      	strlt	r3, [r5, #0]
 8006a64:	2c00      	cmp	r4, #0
 8006a66:	d0da      	beq.n	8006a1e <sniprintf+0x16>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	701a      	strb	r2, [r3, #0]
 8006a6e:	e7d6      	b.n	8006a1e <sniprintf+0x16>
 8006a70:	2000002c 	.word	0x2000002c

08006a74 <__sread>:
 8006a74:	b510      	push	{r4, lr}
 8006a76:	460c      	mov	r4, r1
 8006a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7c:	f000 f868 	bl	8006b50 <_read_r>
 8006a80:	2800      	cmp	r0, #0
 8006a82:	bfab      	itete	ge
 8006a84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a86:	89a3      	ldrhlt	r3, [r4, #12]
 8006a88:	181b      	addge	r3, r3, r0
 8006a8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a8e:	bfac      	ite	ge
 8006a90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a92:	81a3      	strhlt	r3, [r4, #12]
 8006a94:	bd10      	pop	{r4, pc}

08006a96 <__swrite>:
 8006a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a9a:	461f      	mov	r7, r3
 8006a9c:	898b      	ldrh	r3, [r1, #12]
 8006a9e:	05db      	lsls	r3, r3, #23
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	4616      	mov	r6, r2
 8006aa6:	d505      	bpl.n	8006ab4 <__swrite+0x1e>
 8006aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aac:	2302      	movs	r3, #2
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f000 f83c 	bl	8006b2c <_lseek_r>
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006abe:	81a3      	strh	r3, [r4, #12]
 8006ac0:	4632      	mov	r2, r6
 8006ac2:	463b      	mov	r3, r7
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aca:	f000 b863 	b.w	8006b94 <_write_r>

08006ace <__sseek>:
 8006ace:	b510      	push	{r4, lr}
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ad6:	f000 f829 	bl	8006b2c <_lseek_r>
 8006ada:	1c43      	adds	r3, r0, #1
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	bf15      	itete	ne
 8006ae0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ae2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ae6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006aea:	81a3      	strheq	r3, [r4, #12]
 8006aec:	bf18      	it	ne
 8006aee:	81a3      	strhne	r3, [r4, #12]
 8006af0:	bd10      	pop	{r4, pc}

08006af2 <__sclose>:
 8006af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af6:	f000 b809 	b.w	8006b0c <_close_r>

08006afa <memset>:
 8006afa:	4402      	add	r2, r0
 8006afc:	4603      	mov	r3, r0
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d100      	bne.n	8006b04 <memset+0xa>
 8006b02:	4770      	bx	lr
 8006b04:	f803 1b01 	strb.w	r1, [r3], #1
 8006b08:	e7f9      	b.n	8006afe <memset+0x4>
	...

08006b0c <_close_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	4d06      	ldr	r5, [pc, #24]	@ (8006b28 <_close_r+0x1c>)
 8006b10:	2300      	movs	r3, #0
 8006b12:	4604      	mov	r4, r0
 8006b14:	4608      	mov	r0, r1
 8006b16:	602b      	str	r3, [r5, #0]
 8006b18:	f000 fee0 	bl	80078dc <_close>
 8006b1c:	1c43      	adds	r3, r0, #1
 8006b1e:	d102      	bne.n	8006b26 <_close_r+0x1a>
 8006b20:	682b      	ldr	r3, [r5, #0]
 8006b22:	b103      	cbz	r3, 8006b26 <_close_r+0x1a>
 8006b24:	6023      	str	r3, [r4, #0]
 8006b26:	bd38      	pop	{r3, r4, r5, pc}
 8006b28:	20011844 	.word	0x20011844

08006b2c <_lseek_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d07      	ldr	r5, [pc, #28]	@ (8006b4c <_lseek_r+0x20>)
 8006b30:	4604      	mov	r4, r0
 8006b32:	4608      	mov	r0, r1
 8006b34:	4611      	mov	r1, r2
 8006b36:	2200      	movs	r2, #0
 8006b38:	602a      	str	r2, [r5, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f000 fee6 	bl	800790c <_lseek>
 8006b40:	1c43      	adds	r3, r0, #1
 8006b42:	d102      	bne.n	8006b4a <_lseek_r+0x1e>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b103      	cbz	r3, 8006b4a <_lseek_r+0x1e>
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	20011844 	.word	0x20011844

08006b50 <_read_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4d07      	ldr	r5, [pc, #28]	@ (8006b70 <_read_r+0x20>)
 8006b54:	4604      	mov	r4, r0
 8006b56:	4608      	mov	r0, r1
 8006b58:	4611      	mov	r1, r2
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	602a      	str	r2, [r5, #0]
 8006b5e:	461a      	mov	r2, r3
 8006b60:	f000 fedc 	bl	800791c <_read>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_read_r+0x1e>
 8006b68:	682b      	ldr	r3, [r5, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_read_r+0x1e>
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20011844 	.word	0x20011844

08006b74 <_sbrk_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	4d06      	ldr	r5, [pc, #24]	@ (8006b90 <_sbrk_r+0x1c>)
 8006b78:	2300      	movs	r3, #0
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	4608      	mov	r0, r1
 8006b7e:	602b      	str	r3, [r5, #0]
 8006b80:	f7fb f896 	bl	8001cb0 <_sbrk>
 8006b84:	1c43      	adds	r3, r0, #1
 8006b86:	d102      	bne.n	8006b8e <_sbrk_r+0x1a>
 8006b88:	682b      	ldr	r3, [r5, #0]
 8006b8a:	b103      	cbz	r3, 8006b8e <_sbrk_r+0x1a>
 8006b8c:	6023      	str	r3, [r4, #0]
 8006b8e:	bd38      	pop	{r3, r4, r5, pc}
 8006b90:	20011844 	.word	0x20011844

08006b94 <_write_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	4d07      	ldr	r5, [pc, #28]	@ (8006bb4 <_write_r+0x20>)
 8006b98:	4604      	mov	r4, r0
 8006b9a:	4608      	mov	r0, r1
 8006b9c:	4611      	mov	r1, r2
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	602a      	str	r2, [r5, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	f000 fec2 	bl	800792c <_write>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d102      	bne.n	8006bb2 <_write_r+0x1e>
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	b103      	cbz	r3, 8006bb2 <_write_r+0x1e>
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	bd38      	pop	{r3, r4, r5, pc}
 8006bb4:	20011844 	.word	0x20011844

08006bb8 <__errno>:
 8006bb8:	4b01      	ldr	r3, [pc, #4]	@ (8006bc0 <__errno+0x8>)
 8006bba:	6818      	ldr	r0, [r3, #0]
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	2000002c 	.word	0x2000002c

08006bc4 <__libc_init_array>:
 8006bc4:	b570      	push	{r4, r5, r6, lr}
 8006bc6:	4d0d      	ldr	r5, [pc, #52]	@ (8006bfc <__libc_init_array+0x38>)
 8006bc8:	4c0d      	ldr	r4, [pc, #52]	@ (8006c00 <__libc_init_array+0x3c>)
 8006bca:	1b64      	subs	r4, r4, r5
 8006bcc:	10a4      	asrs	r4, r4, #2
 8006bce:	2600      	movs	r6, #0
 8006bd0:	42a6      	cmp	r6, r4
 8006bd2:	d109      	bne.n	8006be8 <__libc_init_array+0x24>
 8006bd4:	4d0b      	ldr	r5, [pc, #44]	@ (8006c04 <__libc_init_array+0x40>)
 8006bd6:	4c0c      	ldr	r4, [pc, #48]	@ (8006c08 <__libc_init_array+0x44>)
 8006bd8:	f000 feb0 	bl	800793c <_init>
 8006bdc:	1b64      	subs	r4, r4, r5
 8006bde:	10a4      	asrs	r4, r4, #2
 8006be0:	2600      	movs	r6, #0
 8006be2:	42a6      	cmp	r6, r4
 8006be4:	d105      	bne.n	8006bf2 <__libc_init_array+0x2e>
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bec:	4798      	blx	r3
 8006bee:	3601      	adds	r6, #1
 8006bf0:	e7ee      	b.n	8006bd0 <__libc_init_array+0xc>
 8006bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf6:	4798      	blx	r3
 8006bf8:	3601      	adds	r6, #1
 8006bfa:	e7f2      	b.n	8006be2 <__libc_init_array+0x1e>
 8006bfc:	08007a14 	.word	0x08007a14
 8006c00:	08007a14 	.word	0x08007a14
 8006c04:	08007a14 	.word	0x08007a14
 8006c08:	08007a1c 	.word	0x08007a1c

08006c0c <__retarget_lock_init_recursive>:
 8006c0c:	4770      	bx	lr

08006c0e <__retarget_lock_acquire_recursive>:
 8006c0e:	4770      	bx	lr

08006c10 <__retarget_lock_release_recursive>:
 8006c10:	4770      	bx	lr

08006c12 <memcpy>:
 8006c12:	440a      	add	r2, r1
 8006c14:	4291      	cmp	r1, r2
 8006c16:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006c1a:	d100      	bne.n	8006c1e <memcpy+0xc>
 8006c1c:	4770      	bx	lr
 8006c1e:	b510      	push	{r4, lr}
 8006c20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c28:	4291      	cmp	r1, r2
 8006c2a:	d1f9      	bne.n	8006c20 <memcpy+0xe>
 8006c2c:	bd10      	pop	{r4, pc}
	...

08006c30 <_free_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4605      	mov	r5, r0
 8006c34:	2900      	cmp	r1, #0
 8006c36:	d041      	beq.n	8006cbc <_free_r+0x8c>
 8006c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c3c:	1f0c      	subs	r4, r1, #4
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	bfb8      	it	lt
 8006c42:	18e4      	addlt	r4, r4, r3
 8006c44:	f7ff fdd2 	bl	80067ec <__malloc_lock>
 8006c48:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc0 <_free_r+0x90>)
 8006c4a:	6813      	ldr	r3, [r2, #0]
 8006c4c:	b933      	cbnz	r3, 8006c5c <_free_r+0x2c>
 8006c4e:	6063      	str	r3, [r4, #4]
 8006c50:	6014      	str	r4, [r2, #0]
 8006c52:	4628      	mov	r0, r5
 8006c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c58:	f7ff bdce 	b.w	80067f8 <__malloc_unlock>
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	d908      	bls.n	8006c72 <_free_r+0x42>
 8006c60:	6820      	ldr	r0, [r4, #0]
 8006c62:	1821      	adds	r1, r4, r0
 8006c64:	428b      	cmp	r3, r1
 8006c66:	bf01      	itttt	eq
 8006c68:	6819      	ldreq	r1, [r3, #0]
 8006c6a:	685b      	ldreq	r3, [r3, #4]
 8006c6c:	1809      	addeq	r1, r1, r0
 8006c6e:	6021      	streq	r1, [r4, #0]
 8006c70:	e7ed      	b.n	8006c4e <_free_r+0x1e>
 8006c72:	461a      	mov	r2, r3
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	b10b      	cbz	r3, 8006c7c <_free_r+0x4c>
 8006c78:	42a3      	cmp	r3, r4
 8006c7a:	d9fa      	bls.n	8006c72 <_free_r+0x42>
 8006c7c:	6811      	ldr	r1, [r2, #0]
 8006c7e:	1850      	adds	r0, r2, r1
 8006c80:	42a0      	cmp	r0, r4
 8006c82:	d10b      	bne.n	8006c9c <_free_r+0x6c>
 8006c84:	6820      	ldr	r0, [r4, #0]
 8006c86:	4401      	add	r1, r0
 8006c88:	1850      	adds	r0, r2, r1
 8006c8a:	4283      	cmp	r3, r0
 8006c8c:	6011      	str	r1, [r2, #0]
 8006c8e:	d1e0      	bne.n	8006c52 <_free_r+0x22>
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	6053      	str	r3, [r2, #4]
 8006c96:	4408      	add	r0, r1
 8006c98:	6010      	str	r0, [r2, #0]
 8006c9a:	e7da      	b.n	8006c52 <_free_r+0x22>
 8006c9c:	d902      	bls.n	8006ca4 <_free_r+0x74>
 8006c9e:	230c      	movs	r3, #12
 8006ca0:	602b      	str	r3, [r5, #0]
 8006ca2:	e7d6      	b.n	8006c52 <_free_r+0x22>
 8006ca4:	6820      	ldr	r0, [r4, #0]
 8006ca6:	1821      	adds	r1, r4, r0
 8006ca8:	428b      	cmp	r3, r1
 8006caa:	bf04      	itt	eq
 8006cac:	6819      	ldreq	r1, [r3, #0]
 8006cae:	685b      	ldreq	r3, [r3, #4]
 8006cb0:	6063      	str	r3, [r4, #4]
 8006cb2:	bf04      	itt	eq
 8006cb4:	1809      	addeq	r1, r1, r0
 8006cb6:	6021      	streq	r1, [r4, #0]
 8006cb8:	6054      	str	r4, [r2, #4]
 8006cba:	e7ca      	b.n	8006c52 <_free_r+0x22>
 8006cbc:	bd38      	pop	{r3, r4, r5, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20011704 	.word	0x20011704

08006cc4 <_malloc_usable_size_r>:
 8006cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cc8:	1f18      	subs	r0, r3, #4
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	bfbc      	itt	lt
 8006cce:	580b      	ldrlt	r3, [r1, r0]
 8006cd0:	18c0      	addlt	r0, r0, r3
 8006cd2:	4770      	bx	lr

08006cd4 <__ssputs_r>:
 8006cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd8:	688e      	ldr	r6, [r1, #8]
 8006cda:	461f      	mov	r7, r3
 8006cdc:	42be      	cmp	r6, r7
 8006cde:	680b      	ldr	r3, [r1, #0]
 8006ce0:	4682      	mov	sl, r0
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	4690      	mov	r8, r2
 8006ce6:	d82d      	bhi.n	8006d44 <__ssputs_r+0x70>
 8006ce8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006cf0:	d026      	beq.n	8006d40 <__ssputs_r+0x6c>
 8006cf2:	6965      	ldr	r5, [r4, #20]
 8006cf4:	6909      	ldr	r1, [r1, #16]
 8006cf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cfa:	eba3 0901 	sub.w	r9, r3, r1
 8006cfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d02:	1c7b      	adds	r3, r7, #1
 8006d04:	444b      	add	r3, r9
 8006d06:	106d      	asrs	r5, r5, #1
 8006d08:	429d      	cmp	r5, r3
 8006d0a:	bf38      	it	cc
 8006d0c:	461d      	movcc	r5, r3
 8006d0e:	0553      	lsls	r3, r2, #21
 8006d10:	d527      	bpl.n	8006d62 <__ssputs_r+0x8e>
 8006d12:	4629      	mov	r1, r5
 8006d14:	f7ff fcea 	bl	80066ec <_malloc_r>
 8006d18:	4606      	mov	r6, r0
 8006d1a:	b360      	cbz	r0, 8006d76 <__ssputs_r+0xa2>
 8006d1c:	6921      	ldr	r1, [r4, #16]
 8006d1e:	464a      	mov	r2, r9
 8006d20:	f7ff ff77 	bl	8006c12 <memcpy>
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d2e:	81a3      	strh	r3, [r4, #12]
 8006d30:	6126      	str	r6, [r4, #16]
 8006d32:	6165      	str	r5, [r4, #20]
 8006d34:	444e      	add	r6, r9
 8006d36:	eba5 0509 	sub.w	r5, r5, r9
 8006d3a:	6026      	str	r6, [r4, #0]
 8006d3c:	60a5      	str	r5, [r4, #8]
 8006d3e:	463e      	mov	r6, r7
 8006d40:	42be      	cmp	r6, r7
 8006d42:	d900      	bls.n	8006d46 <__ssputs_r+0x72>
 8006d44:	463e      	mov	r6, r7
 8006d46:	6820      	ldr	r0, [r4, #0]
 8006d48:	4632      	mov	r2, r6
 8006d4a:	4641      	mov	r1, r8
 8006d4c:	f000 fd28 	bl	80077a0 <memmove>
 8006d50:	68a3      	ldr	r3, [r4, #8]
 8006d52:	1b9b      	subs	r3, r3, r6
 8006d54:	60a3      	str	r3, [r4, #8]
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	4433      	add	r3, r6
 8006d5a:	6023      	str	r3, [r4, #0]
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d62:	462a      	mov	r2, r5
 8006d64:	f7ff fd4e 	bl	8006804 <_realloc_r>
 8006d68:	4606      	mov	r6, r0
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d1e0      	bne.n	8006d30 <__ssputs_r+0x5c>
 8006d6e:	6921      	ldr	r1, [r4, #16]
 8006d70:	4650      	mov	r0, sl
 8006d72:	f7ff ff5d 	bl	8006c30 <_free_r>
 8006d76:	230c      	movs	r3, #12
 8006d78:	f8ca 3000 	str.w	r3, [sl]
 8006d7c:	89a3      	ldrh	r3, [r4, #12]
 8006d7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d82:	81a3      	strh	r3, [r4, #12]
 8006d84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d88:	e7e9      	b.n	8006d5e <__ssputs_r+0x8a>
	...

08006d8c <_svfiprintf_r>:
 8006d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d90:	4698      	mov	r8, r3
 8006d92:	898b      	ldrh	r3, [r1, #12]
 8006d94:	061b      	lsls	r3, r3, #24
 8006d96:	b09d      	sub	sp, #116	@ 0x74
 8006d98:	4607      	mov	r7, r0
 8006d9a:	460d      	mov	r5, r1
 8006d9c:	4614      	mov	r4, r2
 8006d9e:	d510      	bpl.n	8006dc2 <_svfiprintf_r+0x36>
 8006da0:	690b      	ldr	r3, [r1, #16]
 8006da2:	b973      	cbnz	r3, 8006dc2 <_svfiprintf_r+0x36>
 8006da4:	2140      	movs	r1, #64	@ 0x40
 8006da6:	f7ff fca1 	bl	80066ec <_malloc_r>
 8006daa:	6028      	str	r0, [r5, #0]
 8006dac:	6128      	str	r0, [r5, #16]
 8006dae:	b930      	cbnz	r0, 8006dbe <_svfiprintf_r+0x32>
 8006db0:	230c      	movs	r3, #12
 8006db2:	603b      	str	r3, [r7, #0]
 8006db4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006db8:	b01d      	add	sp, #116	@ 0x74
 8006dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dbe:	2340      	movs	r3, #64	@ 0x40
 8006dc0:	616b      	str	r3, [r5, #20]
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dc6:	2320      	movs	r3, #32
 8006dc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dd0:	2330      	movs	r3, #48	@ 0x30
 8006dd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006f70 <_svfiprintf_r+0x1e4>
 8006dd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dda:	f04f 0901 	mov.w	r9, #1
 8006dde:	4623      	mov	r3, r4
 8006de0:	469a      	mov	sl, r3
 8006de2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006de6:	b10a      	cbz	r2, 8006dec <_svfiprintf_r+0x60>
 8006de8:	2a25      	cmp	r2, #37	@ 0x25
 8006dea:	d1f9      	bne.n	8006de0 <_svfiprintf_r+0x54>
 8006dec:	ebba 0b04 	subs.w	fp, sl, r4
 8006df0:	d00b      	beq.n	8006e0a <_svfiprintf_r+0x7e>
 8006df2:	465b      	mov	r3, fp
 8006df4:	4622      	mov	r2, r4
 8006df6:	4629      	mov	r1, r5
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f7ff ff6b 	bl	8006cd4 <__ssputs_r>
 8006dfe:	3001      	adds	r0, #1
 8006e00:	f000 80a7 	beq.w	8006f52 <_svfiprintf_r+0x1c6>
 8006e04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e06:	445a      	add	r2, fp
 8006e08:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e0a:	f89a 3000 	ldrb.w	r3, [sl]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f000 809f 	beq.w	8006f52 <_svfiprintf_r+0x1c6>
 8006e14:	2300      	movs	r3, #0
 8006e16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e1e:	f10a 0a01 	add.w	sl, sl, #1
 8006e22:	9304      	str	r3, [sp, #16]
 8006e24:	9307      	str	r3, [sp, #28]
 8006e26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e2c:	4654      	mov	r4, sl
 8006e2e:	2205      	movs	r2, #5
 8006e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e34:	484e      	ldr	r0, [pc, #312]	@ (8006f70 <_svfiprintf_r+0x1e4>)
 8006e36:	f7f9 f9e3 	bl	8000200 <memchr>
 8006e3a:	9a04      	ldr	r2, [sp, #16]
 8006e3c:	b9d8      	cbnz	r0, 8006e76 <_svfiprintf_r+0xea>
 8006e3e:	06d0      	lsls	r0, r2, #27
 8006e40:	bf44      	itt	mi
 8006e42:	2320      	movmi	r3, #32
 8006e44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e48:	0711      	lsls	r1, r2, #28
 8006e4a:	bf44      	itt	mi
 8006e4c:	232b      	movmi	r3, #43	@ 0x2b
 8006e4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e52:	f89a 3000 	ldrb.w	r3, [sl]
 8006e56:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e58:	d015      	beq.n	8006e86 <_svfiprintf_r+0xfa>
 8006e5a:	9a07      	ldr	r2, [sp, #28]
 8006e5c:	4654      	mov	r4, sl
 8006e5e:	2000      	movs	r0, #0
 8006e60:	f04f 0c0a 	mov.w	ip, #10
 8006e64:	4621      	mov	r1, r4
 8006e66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e6a:	3b30      	subs	r3, #48	@ 0x30
 8006e6c:	2b09      	cmp	r3, #9
 8006e6e:	d94b      	bls.n	8006f08 <_svfiprintf_r+0x17c>
 8006e70:	b1b0      	cbz	r0, 8006ea0 <_svfiprintf_r+0x114>
 8006e72:	9207      	str	r2, [sp, #28]
 8006e74:	e014      	b.n	8006ea0 <_svfiprintf_r+0x114>
 8006e76:	eba0 0308 	sub.w	r3, r0, r8
 8006e7a:	fa09 f303 	lsl.w	r3, r9, r3
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	9304      	str	r3, [sp, #16]
 8006e82:	46a2      	mov	sl, r4
 8006e84:	e7d2      	b.n	8006e2c <_svfiprintf_r+0xa0>
 8006e86:	9b03      	ldr	r3, [sp, #12]
 8006e88:	1d19      	adds	r1, r3, #4
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	9103      	str	r1, [sp, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	bfbb      	ittet	lt
 8006e92:	425b      	neglt	r3, r3
 8006e94:	f042 0202 	orrlt.w	r2, r2, #2
 8006e98:	9307      	strge	r3, [sp, #28]
 8006e9a:	9307      	strlt	r3, [sp, #28]
 8006e9c:	bfb8      	it	lt
 8006e9e:	9204      	strlt	r2, [sp, #16]
 8006ea0:	7823      	ldrb	r3, [r4, #0]
 8006ea2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ea4:	d10a      	bne.n	8006ebc <_svfiprintf_r+0x130>
 8006ea6:	7863      	ldrb	r3, [r4, #1]
 8006ea8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006eaa:	d132      	bne.n	8006f12 <_svfiprintf_r+0x186>
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	1d1a      	adds	r2, r3, #4
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	9203      	str	r2, [sp, #12]
 8006eb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006eb8:	3402      	adds	r4, #2
 8006eba:	9305      	str	r3, [sp, #20]
 8006ebc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006f80 <_svfiprintf_r+0x1f4>
 8006ec0:	7821      	ldrb	r1, [r4, #0]
 8006ec2:	2203      	movs	r2, #3
 8006ec4:	4650      	mov	r0, sl
 8006ec6:	f7f9 f99b 	bl	8000200 <memchr>
 8006eca:	b138      	cbz	r0, 8006edc <_svfiprintf_r+0x150>
 8006ecc:	9b04      	ldr	r3, [sp, #16]
 8006ece:	eba0 000a 	sub.w	r0, r0, sl
 8006ed2:	2240      	movs	r2, #64	@ 0x40
 8006ed4:	4082      	lsls	r2, r0
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	3401      	adds	r4, #1
 8006eda:	9304      	str	r3, [sp, #16]
 8006edc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ee0:	4824      	ldr	r0, [pc, #144]	@ (8006f74 <_svfiprintf_r+0x1e8>)
 8006ee2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ee6:	2206      	movs	r2, #6
 8006ee8:	f7f9 f98a 	bl	8000200 <memchr>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d036      	beq.n	8006f5e <_svfiprintf_r+0x1d2>
 8006ef0:	4b21      	ldr	r3, [pc, #132]	@ (8006f78 <_svfiprintf_r+0x1ec>)
 8006ef2:	bb1b      	cbnz	r3, 8006f3c <_svfiprintf_r+0x1b0>
 8006ef4:	9b03      	ldr	r3, [sp, #12]
 8006ef6:	3307      	adds	r3, #7
 8006ef8:	f023 0307 	bic.w	r3, r3, #7
 8006efc:	3308      	adds	r3, #8
 8006efe:	9303      	str	r3, [sp, #12]
 8006f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f02:	4433      	add	r3, r6
 8006f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f06:	e76a      	b.n	8006dde <_svfiprintf_r+0x52>
 8006f08:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	2001      	movs	r0, #1
 8006f10:	e7a8      	b.n	8006e64 <_svfiprintf_r+0xd8>
 8006f12:	2300      	movs	r3, #0
 8006f14:	3401      	adds	r4, #1
 8006f16:	9305      	str	r3, [sp, #20]
 8006f18:	4619      	mov	r1, r3
 8006f1a:	f04f 0c0a 	mov.w	ip, #10
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f24:	3a30      	subs	r2, #48	@ 0x30
 8006f26:	2a09      	cmp	r2, #9
 8006f28:	d903      	bls.n	8006f32 <_svfiprintf_r+0x1a6>
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0c6      	beq.n	8006ebc <_svfiprintf_r+0x130>
 8006f2e:	9105      	str	r1, [sp, #20]
 8006f30:	e7c4      	b.n	8006ebc <_svfiprintf_r+0x130>
 8006f32:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f36:	4604      	mov	r4, r0
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e7f0      	b.n	8006f1e <_svfiprintf_r+0x192>
 8006f3c:	ab03      	add	r3, sp, #12
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	462a      	mov	r2, r5
 8006f42:	4b0e      	ldr	r3, [pc, #56]	@ (8006f7c <_svfiprintf_r+0x1f0>)
 8006f44:	a904      	add	r1, sp, #16
 8006f46:	4638      	mov	r0, r7
 8006f48:	f3af 8000 	nop.w
 8006f4c:	1c42      	adds	r2, r0, #1
 8006f4e:	4606      	mov	r6, r0
 8006f50:	d1d6      	bne.n	8006f00 <_svfiprintf_r+0x174>
 8006f52:	89ab      	ldrh	r3, [r5, #12]
 8006f54:	065b      	lsls	r3, r3, #25
 8006f56:	f53f af2d 	bmi.w	8006db4 <_svfiprintf_r+0x28>
 8006f5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f5c:	e72c      	b.n	8006db8 <_svfiprintf_r+0x2c>
 8006f5e:	ab03      	add	r3, sp, #12
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	462a      	mov	r2, r5
 8006f64:	4b05      	ldr	r3, [pc, #20]	@ (8006f7c <_svfiprintf_r+0x1f0>)
 8006f66:	a904      	add	r1, sp, #16
 8006f68:	4638      	mov	r0, r7
 8006f6a:	f000 f9bb 	bl	80072e4 <_printf_i>
 8006f6e:	e7ed      	b.n	8006f4c <_svfiprintf_r+0x1c0>
 8006f70:	080079d8 	.word	0x080079d8
 8006f74:	080079e2 	.word	0x080079e2
 8006f78:	00000000 	.word	0x00000000
 8006f7c:	08006cd5 	.word	0x08006cd5
 8006f80:	080079de 	.word	0x080079de

08006f84 <__sfputc_r>:
 8006f84:	6893      	ldr	r3, [r2, #8]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	b410      	push	{r4}
 8006f8c:	6093      	str	r3, [r2, #8]
 8006f8e:	da08      	bge.n	8006fa2 <__sfputc_r+0x1e>
 8006f90:	6994      	ldr	r4, [r2, #24]
 8006f92:	42a3      	cmp	r3, r4
 8006f94:	db01      	blt.n	8006f9a <__sfputc_r+0x16>
 8006f96:	290a      	cmp	r1, #10
 8006f98:	d103      	bne.n	8006fa2 <__sfputc_r+0x1e>
 8006f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f9e:	f000 bb6b 	b.w	8007678 <__swbuf_r>
 8006fa2:	6813      	ldr	r3, [r2, #0]
 8006fa4:	1c58      	adds	r0, r3, #1
 8006fa6:	6010      	str	r0, [r2, #0]
 8006fa8:	7019      	strb	r1, [r3, #0]
 8006faa:	4608      	mov	r0, r1
 8006fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <__sfputs_r>:
 8006fb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	460f      	mov	r7, r1
 8006fb8:	4614      	mov	r4, r2
 8006fba:	18d5      	adds	r5, r2, r3
 8006fbc:	42ac      	cmp	r4, r5
 8006fbe:	d101      	bne.n	8006fc4 <__sfputs_r+0x12>
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	e007      	b.n	8006fd4 <__sfputs_r+0x22>
 8006fc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fc8:	463a      	mov	r2, r7
 8006fca:	4630      	mov	r0, r6
 8006fcc:	f7ff ffda 	bl	8006f84 <__sfputc_r>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d1f3      	bne.n	8006fbc <__sfputs_r+0xa>
 8006fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006fd8 <_vfiprintf_r>:
 8006fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	460d      	mov	r5, r1
 8006fde:	b09d      	sub	sp, #116	@ 0x74
 8006fe0:	4614      	mov	r4, r2
 8006fe2:	4698      	mov	r8, r3
 8006fe4:	4606      	mov	r6, r0
 8006fe6:	b118      	cbz	r0, 8006ff0 <_vfiprintf_r+0x18>
 8006fe8:	6a03      	ldr	r3, [r0, #32]
 8006fea:	b90b      	cbnz	r3, 8006ff0 <_vfiprintf_r+0x18>
 8006fec:	f7ff fcc4 	bl	8006978 <__sinit>
 8006ff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ff2:	07d9      	lsls	r1, r3, #31
 8006ff4:	d405      	bmi.n	8007002 <_vfiprintf_r+0x2a>
 8006ff6:	89ab      	ldrh	r3, [r5, #12]
 8006ff8:	059a      	lsls	r2, r3, #22
 8006ffa:	d402      	bmi.n	8007002 <_vfiprintf_r+0x2a>
 8006ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ffe:	f7ff fe06 	bl	8006c0e <__retarget_lock_acquire_recursive>
 8007002:	89ab      	ldrh	r3, [r5, #12]
 8007004:	071b      	lsls	r3, r3, #28
 8007006:	d501      	bpl.n	800700c <_vfiprintf_r+0x34>
 8007008:	692b      	ldr	r3, [r5, #16]
 800700a:	b99b      	cbnz	r3, 8007034 <_vfiprintf_r+0x5c>
 800700c:	4629      	mov	r1, r5
 800700e:	4630      	mov	r0, r6
 8007010:	f000 fb70 	bl	80076f4 <__swsetup_r>
 8007014:	b170      	cbz	r0, 8007034 <_vfiprintf_r+0x5c>
 8007016:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007018:	07dc      	lsls	r4, r3, #31
 800701a:	d504      	bpl.n	8007026 <_vfiprintf_r+0x4e>
 800701c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007020:	b01d      	add	sp, #116	@ 0x74
 8007022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007026:	89ab      	ldrh	r3, [r5, #12]
 8007028:	0598      	lsls	r0, r3, #22
 800702a:	d4f7      	bmi.n	800701c <_vfiprintf_r+0x44>
 800702c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800702e:	f7ff fdef 	bl	8006c10 <__retarget_lock_release_recursive>
 8007032:	e7f3      	b.n	800701c <_vfiprintf_r+0x44>
 8007034:	2300      	movs	r3, #0
 8007036:	9309      	str	r3, [sp, #36]	@ 0x24
 8007038:	2320      	movs	r3, #32
 800703a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800703e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007042:	2330      	movs	r3, #48	@ 0x30
 8007044:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80071f4 <_vfiprintf_r+0x21c>
 8007048:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800704c:	f04f 0901 	mov.w	r9, #1
 8007050:	4623      	mov	r3, r4
 8007052:	469a      	mov	sl, r3
 8007054:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007058:	b10a      	cbz	r2, 800705e <_vfiprintf_r+0x86>
 800705a:	2a25      	cmp	r2, #37	@ 0x25
 800705c:	d1f9      	bne.n	8007052 <_vfiprintf_r+0x7a>
 800705e:	ebba 0b04 	subs.w	fp, sl, r4
 8007062:	d00b      	beq.n	800707c <_vfiprintf_r+0xa4>
 8007064:	465b      	mov	r3, fp
 8007066:	4622      	mov	r2, r4
 8007068:	4629      	mov	r1, r5
 800706a:	4630      	mov	r0, r6
 800706c:	f7ff ffa1 	bl	8006fb2 <__sfputs_r>
 8007070:	3001      	adds	r0, #1
 8007072:	f000 80a7 	beq.w	80071c4 <_vfiprintf_r+0x1ec>
 8007076:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007078:	445a      	add	r2, fp
 800707a:	9209      	str	r2, [sp, #36]	@ 0x24
 800707c:	f89a 3000 	ldrb.w	r3, [sl]
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 809f 	beq.w	80071c4 <_vfiprintf_r+0x1ec>
 8007086:	2300      	movs	r3, #0
 8007088:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800708c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007090:	f10a 0a01 	add.w	sl, sl, #1
 8007094:	9304      	str	r3, [sp, #16]
 8007096:	9307      	str	r3, [sp, #28]
 8007098:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800709c:	931a      	str	r3, [sp, #104]	@ 0x68
 800709e:	4654      	mov	r4, sl
 80070a0:	2205      	movs	r2, #5
 80070a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a6:	4853      	ldr	r0, [pc, #332]	@ (80071f4 <_vfiprintf_r+0x21c>)
 80070a8:	f7f9 f8aa 	bl	8000200 <memchr>
 80070ac:	9a04      	ldr	r2, [sp, #16]
 80070ae:	b9d8      	cbnz	r0, 80070e8 <_vfiprintf_r+0x110>
 80070b0:	06d1      	lsls	r1, r2, #27
 80070b2:	bf44      	itt	mi
 80070b4:	2320      	movmi	r3, #32
 80070b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070ba:	0713      	lsls	r3, r2, #28
 80070bc:	bf44      	itt	mi
 80070be:	232b      	movmi	r3, #43	@ 0x2b
 80070c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070c4:	f89a 3000 	ldrb.w	r3, [sl]
 80070c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80070ca:	d015      	beq.n	80070f8 <_vfiprintf_r+0x120>
 80070cc:	9a07      	ldr	r2, [sp, #28]
 80070ce:	4654      	mov	r4, sl
 80070d0:	2000      	movs	r0, #0
 80070d2:	f04f 0c0a 	mov.w	ip, #10
 80070d6:	4621      	mov	r1, r4
 80070d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070dc:	3b30      	subs	r3, #48	@ 0x30
 80070de:	2b09      	cmp	r3, #9
 80070e0:	d94b      	bls.n	800717a <_vfiprintf_r+0x1a2>
 80070e2:	b1b0      	cbz	r0, 8007112 <_vfiprintf_r+0x13a>
 80070e4:	9207      	str	r2, [sp, #28]
 80070e6:	e014      	b.n	8007112 <_vfiprintf_r+0x13a>
 80070e8:	eba0 0308 	sub.w	r3, r0, r8
 80070ec:	fa09 f303 	lsl.w	r3, r9, r3
 80070f0:	4313      	orrs	r3, r2
 80070f2:	9304      	str	r3, [sp, #16]
 80070f4:	46a2      	mov	sl, r4
 80070f6:	e7d2      	b.n	800709e <_vfiprintf_r+0xc6>
 80070f8:	9b03      	ldr	r3, [sp, #12]
 80070fa:	1d19      	adds	r1, r3, #4
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	9103      	str	r1, [sp, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	bfbb      	ittet	lt
 8007104:	425b      	neglt	r3, r3
 8007106:	f042 0202 	orrlt.w	r2, r2, #2
 800710a:	9307      	strge	r3, [sp, #28]
 800710c:	9307      	strlt	r3, [sp, #28]
 800710e:	bfb8      	it	lt
 8007110:	9204      	strlt	r2, [sp, #16]
 8007112:	7823      	ldrb	r3, [r4, #0]
 8007114:	2b2e      	cmp	r3, #46	@ 0x2e
 8007116:	d10a      	bne.n	800712e <_vfiprintf_r+0x156>
 8007118:	7863      	ldrb	r3, [r4, #1]
 800711a:	2b2a      	cmp	r3, #42	@ 0x2a
 800711c:	d132      	bne.n	8007184 <_vfiprintf_r+0x1ac>
 800711e:	9b03      	ldr	r3, [sp, #12]
 8007120:	1d1a      	adds	r2, r3, #4
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	9203      	str	r2, [sp, #12]
 8007126:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800712a:	3402      	adds	r4, #2
 800712c:	9305      	str	r3, [sp, #20]
 800712e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007204 <_vfiprintf_r+0x22c>
 8007132:	7821      	ldrb	r1, [r4, #0]
 8007134:	2203      	movs	r2, #3
 8007136:	4650      	mov	r0, sl
 8007138:	f7f9 f862 	bl	8000200 <memchr>
 800713c:	b138      	cbz	r0, 800714e <_vfiprintf_r+0x176>
 800713e:	9b04      	ldr	r3, [sp, #16]
 8007140:	eba0 000a 	sub.w	r0, r0, sl
 8007144:	2240      	movs	r2, #64	@ 0x40
 8007146:	4082      	lsls	r2, r0
 8007148:	4313      	orrs	r3, r2
 800714a:	3401      	adds	r4, #1
 800714c:	9304      	str	r3, [sp, #16]
 800714e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007152:	4829      	ldr	r0, [pc, #164]	@ (80071f8 <_vfiprintf_r+0x220>)
 8007154:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007158:	2206      	movs	r2, #6
 800715a:	f7f9 f851 	bl	8000200 <memchr>
 800715e:	2800      	cmp	r0, #0
 8007160:	d03f      	beq.n	80071e2 <_vfiprintf_r+0x20a>
 8007162:	4b26      	ldr	r3, [pc, #152]	@ (80071fc <_vfiprintf_r+0x224>)
 8007164:	bb1b      	cbnz	r3, 80071ae <_vfiprintf_r+0x1d6>
 8007166:	9b03      	ldr	r3, [sp, #12]
 8007168:	3307      	adds	r3, #7
 800716a:	f023 0307 	bic.w	r3, r3, #7
 800716e:	3308      	adds	r3, #8
 8007170:	9303      	str	r3, [sp, #12]
 8007172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007174:	443b      	add	r3, r7
 8007176:	9309      	str	r3, [sp, #36]	@ 0x24
 8007178:	e76a      	b.n	8007050 <_vfiprintf_r+0x78>
 800717a:	fb0c 3202 	mla	r2, ip, r2, r3
 800717e:	460c      	mov	r4, r1
 8007180:	2001      	movs	r0, #1
 8007182:	e7a8      	b.n	80070d6 <_vfiprintf_r+0xfe>
 8007184:	2300      	movs	r3, #0
 8007186:	3401      	adds	r4, #1
 8007188:	9305      	str	r3, [sp, #20]
 800718a:	4619      	mov	r1, r3
 800718c:	f04f 0c0a 	mov.w	ip, #10
 8007190:	4620      	mov	r0, r4
 8007192:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007196:	3a30      	subs	r2, #48	@ 0x30
 8007198:	2a09      	cmp	r2, #9
 800719a:	d903      	bls.n	80071a4 <_vfiprintf_r+0x1cc>
 800719c:	2b00      	cmp	r3, #0
 800719e:	d0c6      	beq.n	800712e <_vfiprintf_r+0x156>
 80071a0:	9105      	str	r1, [sp, #20]
 80071a2:	e7c4      	b.n	800712e <_vfiprintf_r+0x156>
 80071a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80071a8:	4604      	mov	r4, r0
 80071aa:	2301      	movs	r3, #1
 80071ac:	e7f0      	b.n	8007190 <_vfiprintf_r+0x1b8>
 80071ae:	ab03      	add	r3, sp, #12
 80071b0:	9300      	str	r3, [sp, #0]
 80071b2:	462a      	mov	r2, r5
 80071b4:	4b12      	ldr	r3, [pc, #72]	@ (8007200 <_vfiprintf_r+0x228>)
 80071b6:	a904      	add	r1, sp, #16
 80071b8:	4630      	mov	r0, r6
 80071ba:	f3af 8000 	nop.w
 80071be:	4607      	mov	r7, r0
 80071c0:	1c78      	adds	r0, r7, #1
 80071c2:	d1d6      	bne.n	8007172 <_vfiprintf_r+0x19a>
 80071c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071c6:	07d9      	lsls	r1, r3, #31
 80071c8:	d405      	bmi.n	80071d6 <_vfiprintf_r+0x1fe>
 80071ca:	89ab      	ldrh	r3, [r5, #12]
 80071cc:	059a      	lsls	r2, r3, #22
 80071ce:	d402      	bmi.n	80071d6 <_vfiprintf_r+0x1fe>
 80071d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071d2:	f7ff fd1d 	bl	8006c10 <__retarget_lock_release_recursive>
 80071d6:	89ab      	ldrh	r3, [r5, #12]
 80071d8:	065b      	lsls	r3, r3, #25
 80071da:	f53f af1f 	bmi.w	800701c <_vfiprintf_r+0x44>
 80071de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071e0:	e71e      	b.n	8007020 <_vfiprintf_r+0x48>
 80071e2:	ab03      	add	r3, sp, #12
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	462a      	mov	r2, r5
 80071e8:	4b05      	ldr	r3, [pc, #20]	@ (8007200 <_vfiprintf_r+0x228>)
 80071ea:	a904      	add	r1, sp, #16
 80071ec:	4630      	mov	r0, r6
 80071ee:	f000 f879 	bl	80072e4 <_printf_i>
 80071f2:	e7e4      	b.n	80071be <_vfiprintf_r+0x1e6>
 80071f4:	080079d8 	.word	0x080079d8
 80071f8:	080079e2 	.word	0x080079e2
 80071fc:	00000000 	.word	0x00000000
 8007200:	08006fb3 	.word	0x08006fb3
 8007204:	080079de 	.word	0x080079de

08007208 <_printf_common>:
 8007208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800720c:	4616      	mov	r6, r2
 800720e:	4698      	mov	r8, r3
 8007210:	688a      	ldr	r2, [r1, #8]
 8007212:	690b      	ldr	r3, [r1, #16]
 8007214:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007218:	4293      	cmp	r3, r2
 800721a:	bfb8      	it	lt
 800721c:	4613      	movlt	r3, r2
 800721e:	6033      	str	r3, [r6, #0]
 8007220:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007224:	4607      	mov	r7, r0
 8007226:	460c      	mov	r4, r1
 8007228:	b10a      	cbz	r2, 800722e <_printf_common+0x26>
 800722a:	3301      	adds	r3, #1
 800722c:	6033      	str	r3, [r6, #0]
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	0699      	lsls	r1, r3, #26
 8007232:	bf42      	ittt	mi
 8007234:	6833      	ldrmi	r3, [r6, #0]
 8007236:	3302      	addmi	r3, #2
 8007238:	6033      	strmi	r3, [r6, #0]
 800723a:	6825      	ldr	r5, [r4, #0]
 800723c:	f015 0506 	ands.w	r5, r5, #6
 8007240:	d106      	bne.n	8007250 <_printf_common+0x48>
 8007242:	f104 0a19 	add.w	sl, r4, #25
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	6832      	ldr	r2, [r6, #0]
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	42ab      	cmp	r3, r5
 800724e:	dc26      	bgt.n	800729e <_printf_common+0x96>
 8007250:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007254:	6822      	ldr	r2, [r4, #0]
 8007256:	3b00      	subs	r3, #0
 8007258:	bf18      	it	ne
 800725a:	2301      	movne	r3, #1
 800725c:	0692      	lsls	r2, r2, #26
 800725e:	d42b      	bmi.n	80072b8 <_printf_common+0xb0>
 8007260:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007264:	4641      	mov	r1, r8
 8007266:	4638      	mov	r0, r7
 8007268:	47c8      	blx	r9
 800726a:	3001      	adds	r0, #1
 800726c:	d01e      	beq.n	80072ac <_printf_common+0xa4>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	6922      	ldr	r2, [r4, #16]
 8007272:	f003 0306 	and.w	r3, r3, #6
 8007276:	2b04      	cmp	r3, #4
 8007278:	bf02      	ittt	eq
 800727a:	68e5      	ldreq	r5, [r4, #12]
 800727c:	6833      	ldreq	r3, [r6, #0]
 800727e:	1aed      	subeq	r5, r5, r3
 8007280:	68a3      	ldr	r3, [r4, #8]
 8007282:	bf0c      	ite	eq
 8007284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007288:	2500      	movne	r5, #0
 800728a:	4293      	cmp	r3, r2
 800728c:	bfc4      	itt	gt
 800728e:	1a9b      	subgt	r3, r3, r2
 8007290:	18ed      	addgt	r5, r5, r3
 8007292:	2600      	movs	r6, #0
 8007294:	341a      	adds	r4, #26
 8007296:	42b5      	cmp	r5, r6
 8007298:	d11a      	bne.n	80072d0 <_printf_common+0xc8>
 800729a:	2000      	movs	r0, #0
 800729c:	e008      	b.n	80072b0 <_printf_common+0xa8>
 800729e:	2301      	movs	r3, #1
 80072a0:	4652      	mov	r2, sl
 80072a2:	4641      	mov	r1, r8
 80072a4:	4638      	mov	r0, r7
 80072a6:	47c8      	blx	r9
 80072a8:	3001      	adds	r0, #1
 80072aa:	d103      	bne.n	80072b4 <_printf_common+0xac>
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b4:	3501      	adds	r5, #1
 80072b6:	e7c6      	b.n	8007246 <_printf_common+0x3e>
 80072b8:	18e1      	adds	r1, r4, r3
 80072ba:	1c5a      	adds	r2, r3, #1
 80072bc:	2030      	movs	r0, #48	@ 0x30
 80072be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072c2:	4422      	add	r2, r4
 80072c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072cc:	3302      	adds	r3, #2
 80072ce:	e7c7      	b.n	8007260 <_printf_common+0x58>
 80072d0:	2301      	movs	r3, #1
 80072d2:	4622      	mov	r2, r4
 80072d4:	4641      	mov	r1, r8
 80072d6:	4638      	mov	r0, r7
 80072d8:	47c8      	blx	r9
 80072da:	3001      	adds	r0, #1
 80072dc:	d0e6      	beq.n	80072ac <_printf_common+0xa4>
 80072de:	3601      	adds	r6, #1
 80072e0:	e7d9      	b.n	8007296 <_printf_common+0x8e>
	...

080072e4 <_printf_i>:
 80072e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	7e0f      	ldrb	r7, [r1, #24]
 80072ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072ec:	2f78      	cmp	r7, #120	@ 0x78
 80072ee:	4691      	mov	r9, r2
 80072f0:	4680      	mov	r8, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	469a      	mov	sl, r3
 80072f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072fa:	d807      	bhi.n	800730c <_printf_i+0x28>
 80072fc:	2f62      	cmp	r7, #98	@ 0x62
 80072fe:	d80a      	bhi.n	8007316 <_printf_i+0x32>
 8007300:	2f00      	cmp	r7, #0
 8007302:	f000 80d1 	beq.w	80074a8 <_printf_i+0x1c4>
 8007306:	2f58      	cmp	r7, #88	@ 0x58
 8007308:	f000 80b8 	beq.w	800747c <_printf_i+0x198>
 800730c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007310:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007314:	e03a      	b.n	800738c <_printf_i+0xa8>
 8007316:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800731a:	2b15      	cmp	r3, #21
 800731c:	d8f6      	bhi.n	800730c <_printf_i+0x28>
 800731e:	a101      	add	r1, pc, #4	@ (adr r1, 8007324 <_printf_i+0x40>)
 8007320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007324:	0800737d 	.word	0x0800737d
 8007328:	08007391 	.word	0x08007391
 800732c:	0800730d 	.word	0x0800730d
 8007330:	0800730d 	.word	0x0800730d
 8007334:	0800730d 	.word	0x0800730d
 8007338:	0800730d 	.word	0x0800730d
 800733c:	08007391 	.word	0x08007391
 8007340:	0800730d 	.word	0x0800730d
 8007344:	0800730d 	.word	0x0800730d
 8007348:	0800730d 	.word	0x0800730d
 800734c:	0800730d 	.word	0x0800730d
 8007350:	0800748f 	.word	0x0800748f
 8007354:	080073bb 	.word	0x080073bb
 8007358:	08007449 	.word	0x08007449
 800735c:	0800730d 	.word	0x0800730d
 8007360:	0800730d 	.word	0x0800730d
 8007364:	080074b1 	.word	0x080074b1
 8007368:	0800730d 	.word	0x0800730d
 800736c:	080073bb 	.word	0x080073bb
 8007370:	0800730d 	.word	0x0800730d
 8007374:	0800730d 	.word	0x0800730d
 8007378:	08007451 	.word	0x08007451
 800737c:	6833      	ldr	r3, [r6, #0]
 800737e:	1d1a      	adds	r2, r3, #4
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	6032      	str	r2, [r6, #0]
 8007384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007388:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800738c:	2301      	movs	r3, #1
 800738e:	e09c      	b.n	80074ca <_printf_i+0x1e6>
 8007390:	6833      	ldr	r3, [r6, #0]
 8007392:	6820      	ldr	r0, [r4, #0]
 8007394:	1d19      	adds	r1, r3, #4
 8007396:	6031      	str	r1, [r6, #0]
 8007398:	0606      	lsls	r6, r0, #24
 800739a:	d501      	bpl.n	80073a0 <_printf_i+0xbc>
 800739c:	681d      	ldr	r5, [r3, #0]
 800739e:	e003      	b.n	80073a8 <_printf_i+0xc4>
 80073a0:	0645      	lsls	r5, r0, #25
 80073a2:	d5fb      	bpl.n	800739c <_printf_i+0xb8>
 80073a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073a8:	2d00      	cmp	r5, #0
 80073aa:	da03      	bge.n	80073b4 <_printf_i+0xd0>
 80073ac:	232d      	movs	r3, #45	@ 0x2d
 80073ae:	426d      	negs	r5, r5
 80073b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073b4:	4858      	ldr	r0, [pc, #352]	@ (8007518 <_printf_i+0x234>)
 80073b6:	230a      	movs	r3, #10
 80073b8:	e011      	b.n	80073de <_printf_i+0xfa>
 80073ba:	6821      	ldr	r1, [r4, #0]
 80073bc:	6833      	ldr	r3, [r6, #0]
 80073be:	0608      	lsls	r0, r1, #24
 80073c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80073c4:	d402      	bmi.n	80073cc <_printf_i+0xe8>
 80073c6:	0649      	lsls	r1, r1, #25
 80073c8:	bf48      	it	mi
 80073ca:	b2ad      	uxthmi	r5, r5
 80073cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80073ce:	4852      	ldr	r0, [pc, #328]	@ (8007518 <_printf_i+0x234>)
 80073d0:	6033      	str	r3, [r6, #0]
 80073d2:	bf14      	ite	ne
 80073d4:	230a      	movne	r3, #10
 80073d6:	2308      	moveq	r3, #8
 80073d8:	2100      	movs	r1, #0
 80073da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073de:	6866      	ldr	r6, [r4, #4]
 80073e0:	60a6      	str	r6, [r4, #8]
 80073e2:	2e00      	cmp	r6, #0
 80073e4:	db05      	blt.n	80073f2 <_printf_i+0x10e>
 80073e6:	6821      	ldr	r1, [r4, #0]
 80073e8:	432e      	orrs	r6, r5
 80073ea:	f021 0104 	bic.w	r1, r1, #4
 80073ee:	6021      	str	r1, [r4, #0]
 80073f0:	d04b      	beq.n	800748a <_printf_i+0x1a6>
 80073f2:	4616      	mov	r6, r2
 80073f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80073f8:	fb03 5711 	mls	r7, r3, r1, r5
 80073fc:	5dc7      	ldrb	r7, [r0, r7]
 80073fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007402:	462f      	mov	r7, r5
 8007404:	42bb      	cmp	r3, r7
 8007406:	460d      	mov	r5, r1
 8007408:	d9f4      	bls.n	80073f4 <_printf_i+0x110>
 800740a:	2b08      	cmp	r3, #8
 800740c:	d10b      	bne.n	8007426 <_printf_i+0x142>
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	07df      	lsls	r7, r3, #31
 8007412:	d508      	bpl.n	8007426 <_printf_i+0x142>
 8007414:	6923      	ldr	r3, [r4, #16]
 8007416:	6861      	ldr	r1, [r4, #4]
 8007418:	4299      	cmp	r1, r3
 800741a:	bfde      	ittt	le
 800741c:	2330      	movle	r3, #48	@ 0x30
 800741e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007422:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007426:	1b92      	subs	r2, r2, r6
 8007428:	6122      	str	r2, [r4, #16]
 800742a:	f8cd a000 	str.w	sl, [sp]
 800742e:	464b      	mov	r3, r9
 8007430:	aa03      	add	r2, sp, #12
 8007432:	4621      	mov	r1, r4
 8007434:	4640      	mov	r0, r8
 8007436:	f7ff fee7 	bl	8007208 <_printf_common>
 800743a:	3001      	adds	r0, #1
 800743c:	d14a      	bne.n	80074d4 <_printf_i+0x1f0>
 800743e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007442:	b004      	add	sp, #16
 8007444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	f043 0320 	orr.w	r3, r3, #32
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	4832      	ldr	r0, [pc, #200]	@ (800751c <_printf_i+0x238>)
 8007452:	2778      	movs	r7, #120	@ 0x78
 8007454:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007458:	6823      	ldr	r3, [r4, #0]
 800745a:	6831      	ldr	r1, [r6, #0]
 800745c:	061f      	lsls	r7, r3, #24
 800745e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007462:	d402      	bmi.n	800746a <_printf_i+0x186>
 8007464:	065f      	lsls	r7, r3, #25
 8007466:	bf48      	it	mi
 8007468:	b2ad      	uxthmi	r5, r5
 800746a:	6031      	str	r1, [r6, #0]
 800746c:	07d9      	lsls	r1, r3, #31
 800746e:	bf44      	itt	mi
 8007470:	f043 0320 	orrmi.w	r3, r3, #32
 8007474:	6023      	strmi	r3, [r4, #0]
 8007476:	b11d      	cbz	r5, 8007480 <_printf_i+0x19c>
 8007478:	2310      	movs	r3, #16
 800747a:	e7ad      	b.n	80073d8 <_printf_i+0xf4>
 800747c:	4826      	ldr	r0, [pc, #152]	@ (8007518 <_printf_i+0x234>)
 800747e:	e7e9      	b.n	8007454 <_printf_i+0x170>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	f023 0320 	bic.w	r3, r3, #32
 8007486:	6023      	str	r3, [r4, #0]
 8007488:	e7f6      	b.n	8007478 <_printf_i+0x194>
 800748a:	4616      	mov	r6, r2
 800748c:	e7bd      	b.n	800740a <_printf_i+0x126>
 800748e:	6833      	ldr	r3, [r6, #0]
 8007490:	6825      	ldr	r5, [r4, #0]
 8007492:	6961      	ldr	r1, [r4, #20]
 8007494:	1d18      	adds	r0, r3, #4
 8007496:	6030      	str	r0, [r6, #0]
 8007498:	062e      	lsls	r6, r5, #24
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	d501      	bpl.n	80074a2 <_printf_i+0x1be>
 800749e:	6019      	str	r1, [r3, #0]
 80074a0:	e002      	b.n	80074a8 <_printf_i+0x1c4>
 80074a2:	0668      	lsls	r0, r5, #25
 80074a4:	d5fb      	bpl.n	800749e <_printf_i+0x1ba>
 80074a6:	8019      	strh	r1, [r3, #0]
 80074a8:	2300      	movs	r3, #0
 80074aa:	6123      	str	r3, [r4, #16]
 80074ac:	4616      	mov	r6, r2
 80074ae:	e7bc      	b.n	800742a <_printf_i+0x146>
 80074b0:	6833      	ldr	r3, [r6, #0]
 80074b2:	1d1a      	adds	r2, r3, #4
 80074b4:	6032      	str	r2, [r6, #0]
 80074b6:	681e      	ldr	r6, [r3, #0]
 80074b8:	6862      	ldr	r2, [r4, #4]
 80074ba:	2100      	movs	r1, #0
 80074bc:	4630      	mov	r0, r6
 80074be:	f7f8 fe9f 	bl	8000200 <memchr>
 80074c2:	b108      	cbz	r0, 80074c8 <_printf_i+0x1e4>
 80074c4:	1b80      	subs	r0, r0, r6
 80074c6:	6060      	str	r0, [r4, #4]
 80074c8:	6863      	ldr	r3, [r4, #4]
 80074ca:	6123      	str	r3, [r4, #16]
 80074cc:	2300      	movs	r3, #0
 80074ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074d2:	e7aa      	b.n	800742a <_printf_i+0x146>
 80074d4:	6923      	ldr	r3, [r4, #16]
 80074d6:	4632      	mov	r2, r6
 80074d8:	4649      	mov	r1, r9
 80074da:	4640      	mov	r0, r8
 80074dc:	47d0      	blx	sl
 80074de:	3001      	adds	r0, #1
 80074e0:	d0ad      	beq.n	800743e <_printf_i+0x15a>
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	079b      	lsls	r3, r3, #30
 80074e6:	d413      	bmi.n	8007510 <_printf_i+0x22c>
 80074e8:	68e0      	ldr	r0, [r4, #12]
 80074ea:	9b03      	ldr	r3, [sp, #12]
 80074ec:	4298      	cmp	r0, r3
 80074ee:	bfb8      	it	lt
 80074f0:	4618      	movlt	r0, r3
 80074f2:	e7a6      	b.n	8007442 <_printf_i+0x15e>
 80074f4:	2301      	movs	r3, #1
 80074f6:	4632      	mov	r2, r6
 80074f8:	4649      	mov	r1, r9
 80074fa:	4640      	mov	r0, r8
 80074fc:	47d0      	blx	sl
 80074fe:	3001      	adds	r0, #1
 8007500:	d09d      	beq.n	800743e <_printf_i+0x15a>
 8007502:	3501      	adds	r5, #1
 8007504:	68e3      	ldr	r3, [r4, #12]
 8007506:	9903      	ldr	r1, [sp, #12]
 8007508:	1a5b      	subs	r3, r3, r1
 800750a:	42ab      	cmp	r3, r5
 800750c:	dcf2      	bgt.n	80074f4 <_printf_i+0x210>
 800750e:	e7eb      	b.n	80074e8 <_printf_i+0x204>
 8007510:	2500      	movs	r5, #0
 8007512:	f104 0619 	add.w	r6, r4, #25
 8007516:	e7f5      	b.n	8007504 <_printf_i+0x220>
 8007518:	080079e9 	.word	0x080079e9
 800751c:	080079fa 	.word	0x080079fa

08007520 <__sflush_r>:
 8007520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007528:	0716      	lsls	r6, r2, #28
 800752a:	4605      	mov	r5, r0
 800752c:	460c      	mov	r4, r1
 800752e:	d454      	bmi.n	80075da <__sflush_r+0xba>
 8007530:	684b      	ldr	r3, [r1, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dc02      	bgt.n	800753c <__sflush_r+0x1c>
 8007536:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	dd48      	ble.n	80075ce <__sflush_r+0xae>
 800753c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800753e:	2e00      	cmp	r6, #0
 8007540:	d045      	beq.n	80075ce <__sflush_r+0xae>
 8007542:	2300      	movs	r3, #0
 8007544:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007548:	682f      	ldr	r7, [r5, #0]
 800754a:	6a21      	ldr	r1, [r4, #32]
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	d030      	beq.n	80075b2 <__sflush_r+0x92>
 8007550:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	0759      	lsls	r1, r3, #29
 8007556:	d505      	bpl.n	8007564 <__sflush_r+0x44>
 8007558:	6863      	ldr	r3, [r4, #4]
 800755a:	1ad2      	subs	r2, r2, r3
 800755c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800755e:	b10b      	cbz	r3, 8007564 <__sflush_r+0x44>
 8007560:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007562:	1ad2      	subs	r2, r2, r3
 8007564:	2300      	movs	r3, #0
 8007566:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007568:	6a21      	ldr	r1, [r4, #32]
 800756a:	4628      	mov	r0, r5
 800756c:	47b0      	blx	r6
 800756e:	1c43      	adds	r3, r0, #1
 8007570:	89a3      	ldrh	r3, [r4, #12]
 8007572:	d106      	bne.n	8007582 <__sflush_r+0x62>
 8007574:	6829      	ldr	r1, [r5, #0]
 8007576:	291d      	cmp	r1, #29
 8007578:	d82b      	bhi.n	80075d2 <__sflush_r+0xb2>
 800757a:	4a2a      	ldr	r2, [pc, #168]	@ (8007624 <__sflush_r+0x104>)
 800757c:	40ca      	lsrs	r2, r1
 800757e:	07d6      	lsls	r6, r2, #31
 8007580:	d527      	bpl.n	80075d2 <__sflush_r+0xb2>
 8007582:	2200      	movs	r2, #0
 8007584:	6062      	str	r2, [r4, #4]
 8007586:	04d9      	lsls	r1, r3, #19
 8007588:	6922      	ldr	r2, [r4, #16]
 800758a:	6022      	str	r2, [r4, #0]
 800758c:	d504      	bpl.n	8007598 <__sflush_r+0x78>
 800758e:	1c42      	adds	r2, r0, #1
 8007590:	d101      	bne.n	8007596 <__sflush_r+0x76>
 8007592:	682b      	ldr	r3, [r5, #0]
 8007594:	b903      	cbnz	r3, 8007598 <__sflush_r+0x78>
 8007596:	6560      	str	r0, [r4, #84]	@ 0x54
 8007598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800759a:	602f      	str	r7, [r5, #0]
 800759c:	b1b9      	cbz	r1, 80075ce <__sflush_r+0xae>
 800759e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075a2:	4299      	cmp	r1, r3
 80075a4:	d002      	beq.n	80075ac <__sflush_r+0x8c>
 80075a6:	4628      	mov	r0, r5
 80075a8:	f7ff fb42 	bl	8006c30 <_free_r>
 80075ac:	2300      	movs	r3, #0
 80075ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80075b0:	e00d      	b.n	80075ce <__sflush_r+0xae>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4628      	mov	r0, r5
 80075b6:	47b0      	blx	r6
 80075b8:	4602      	mov	r2, r0
 80075ba:	1c50      	adds	r0, r2, #1
 80075bc:	d1c9      	bne.n	8007552 <__sflush_r+0x32>
 80075be:	682b      	ldr	r3, [r5, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0c6      	beq.n	8007552 <__sflush_r+0x32>
 80075c4:	2b1d      	cmp	r3, #29
 80075c6:	d001      	beq.n	80075cc <__sflush_r+0xac>
 80075c8:	2b16      	cmp	r3, #22
 80075ca:	d11e      	bne.n	800760a <__sflush_r+0xea>
 80075cc:	602f      	str	r7, [r5, #0]
 80075ce:	2000      	movs	r0, #0
 80075d0:	e022      	b.n	8007618 <__sflush_r+0xf8>
 80075d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075d6:	b21b      	sxth	r3, r3
 80075d8:	e01b      	b.n	8007612 <__sflush_r+0xf2>
 80075da:	690f      	ldr	r7, [r1, #16]
 80075dc:	2f00      	cmp	r7, #0
 80075de:	d0f6      	beq.n	80075ce <__sflush_r+0xae>
 80075e0:	0793      	lsls	r3, r2, #30
 80075e2:	680e      	ldr	r6, [r1, #0]
 80075e4:	bf08      	it	eq
 80075e6:	694b      	ldreq	r3, [r1, #20]
 80075e8:	600f      	str	r7, [r1, #0]
 80075ea:	bf18      	it	ne
 80075ec:	2300      	movne	r3, #0
 80075ee:	eba6 0807 	sub.w	r8, r6, r7
 80075f2:	608b      	str	r3, [r1, #8]
 80075f4:	f1b8 0f00 	cmp.w	r8, #0
 80075f8:	dde9      	ble.n	80075ce <__sflush_r+0xae>
 80075fa:	6a21      	ldr	r1, [r4, #32]
 80075fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80075fe:	4643      	mov	r3, r8
 8007600:	463a      	mov	r2, r7
 8007602:	4628      	mov	r0, r5
 8007604:	47b0      	blx	r6
 8007606:	2800      	cmp	r0, #0
 8007608:	dc08      	bgt.n	800761c <__sflush_r+0xfc>
 800760a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800760e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007612:	81a3      	strh	r3, [r4, #12]
 8007614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800761c:	4407      	add	r7, r0
 800761e:	eba8 0800 	sub.w	r8, r8, r0
 8007622:	e7e7      	b.n	80075f4 <__sflush_r+0xd4>
 8007624:	20400001 	.word	0x20400001

08007628 <_fflush_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	690b      	ldr	r3, [r1, #16]
 800762c:	4605      	mov	r5, r0
 800762e:	460c      	mov	r4, r1
 8007630:	b913      	cbnz	r3, 8007638 <_fflush_r+0x10>
 8007632:	2500      	movs	r5, #0
 8007634:	4628      	mov	r0, r5
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	b118      	cbz	r0, 8007642 <_fflush_r+0x1a>
 800763a:	6a03      	ldr	r3, [r0, #32]
 800763c:	b90b      	cbnz	r3, 8007642 <_fflush_r+0x1a>
 800763e:	f7ff f99b 	bl	8006978 <__sinit>
 8007642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0f3      	beq.n	8007632 <_fflush_r+0xa>
 800764a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800764c:	07d0      	lsls	r0, r2, #31
 800764e:	d404      	bmi.n	800765a <_fflush_r+0x32>
 8007650:	0599      	lsls	r1, r3, #22
 8007652:	d402      	bmi.n	800765a <_fflush_r+0x32>
 8007654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007656:	f7ff fada 	bl	8006c0e <__retarget_lock_acquire_recursive>
 800765a:	4628      	mov	r0, r5
 800765c:	4621      	mov	r1, r4
 800765e:	f7ff ff5f 	bl	8007520 <__sflush_r>
 8007662:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007664:	07da      	lsls	r2, r3, #31
 8007666:	4605      	mov	r5, r0
 8007668:	d4e4      	bmi.n	8007634 <_fflush_r+0xc>
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	059b      	lsls	r3, r3, #22
 800766e:	d4e1      	bmi.n	8007634 <_fflush_r+0xc>
 8007670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007672:	f7ff facd 	bl	8006c10 <__retarget_lock_release_recursive>
 8007676:	e7dd      	b.n	8007634 <_fflush_r+0xc>

08007678 <__swbuf_r>:
 8007678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767a:	460e      	mov	r6, r1
 800767c:	4614      	mov	r4, r2
 800767e:	4605      	mov	r5, r0
 8007680:	b118      	cbz	r0, 800768a <__swbuf_r+0x12>
 8007682:	6a03      	ldr	r3, [r0, #32]
 8007684:	b90b      	cbnz	r3, 800768a <__swbuf_r+0x12>
 8007686:	f7ff f977 	bl	8006978 <__sinit>
 800768a:	69a3      	ldr	r3, [r4, #24]
 800768c:	60a3      	str	r3, [r4, #8]
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	071a      	lsls	r2, r3, #28
 8007692:	d501      	bpl.n	8007698 <__swbuf_r+0x20>
 8007694:	6923      	ldr	r3, [r4, #16]
 8007696:	b943      	cbnz	r3, 80076aa <__swbuf_r+0x32>
 8007698:	4621      	mov	r1, r4
 800769a:	4628      	mov	r0, r5
 800769c:	f000 f82a 	bl	80076f4 <__swsetup_r>
 80076a0:	b118      	cbz	r0, 80076aa <__swbuf_r+0x32>
 80076a2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80076a6:	4638      	mov	r0, r7
 80076a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	6922      	ldr	r2, [r4, #16]
 80076ae:	1a98      	subs	r0, r3, r2
 80076b0:	6963      	ldr	r3, [r4, #20]
 80076b2:	b2f6      	uxtb	r6, r6
 80076b4:	4283      	cmp	r3, r0
 80076b6:	4637      	mov	r7, r6
 80076b8:	dc05      	bgt.n	80076c6 <__swbuf_r+0x4e>
 80076ba:	4621      	mov	r1, r4
 80076bc:	4628      	mov	r0, r5
 80076be:	f7ff ffb3 	bl	8007628 <_fflush_r>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d1ed      	bne.n	80076a2 <__swbuf_r+0x2a>
 80076c6:	68a3      	ldr	r3, [r4, #8]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	60a3      	str	r3, [r4, #8]
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	1c5a      	adds	r2, r3, #1
 80076d0:	6022      	str	r2, [r4, #0]
 80076d2:	701e      	strb	r6, [r3, #0]
 80076d4:	6962      	ldr	r2, [r4, #20]
 80076d6:	1c43      	adds	r3, r0, #1
 80076d8:	429a      	cmp	r2, r3
 80076da:	d004      	beq.n	80076e6 <__swbuf_r+0x6e>
 80076dc:	89a3      	ldrh	r3, [r4, #12]
 80076de:	07db      	lsls	r3, r3, #31
 80076e0:	d5e1      	bpl.n	80076a6 <__swbuf_r+0x2e>
 80076e2:	2e0a      	cmp	r6, #10
 80076e4:	d1df      	bne.n	80076a6 <__swbuf_r+0x2e>
 80076e6:	4621      	mov	r1, r4
 80076e8:	4628      	mov	r0, r5
 80076ea:	f7ff ff9d 	bl	8007628 <_fflush_r>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d0d9      	beq.n	80076a6 <__swbuf_r+0x2e>
 80076f2:	e7d6      	b.n	80076a2 <__swbuf_r+0x2a>

080076f4 <__swsetup_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	4b29      	ldr	r3, [pc, #164]	@ (800779c <__swsetup_r+0xa8>)
 80076f8:	4605      	mov	r5, r0
 80076fa:	6818      	ldr	r0, [r3, #0]
 80076fc:	460c      	mov	r4, r1
 80076fe:	b118      	cbz	r0, 8007708 <__swsetup_r+0x14>
 8007700:	6a03      	ldr	r3, [r0, #32]
 8007702:	b90b      	cbnz	r3, 8007708 <__swsetup_r+0x14>
 8007704:	f7ff f938 	bl	8006978 <__sinit>
 8007708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800770c:	0719      	lsls	r1, r3, #28
 800770e:	d422      	bmi.n	8007756 <__swsetup_r+0x62>
 8007710:	06da      	lsls	r2, r3, #27
 8007712:	d407      	bmi.n	8007724 <__swsetup_r+0x30>
 8007714:	2209      	movs	r2, #9
 8007716:	602a      	str	r2, [r5, #0]
 8007718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800771c:	81a3      	strh	r3, [r4, #12]
 800771e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007722:	e033      	b.n	800778c <__swsetup_r+0x98>
 8007724:	0758      	lsls	r0, r3, #29
 8007726:	d512      	bpl.n	800774e <__swsetup_r+0x5a>
 8007728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800772a:	b141      	cbz	r1, 800773e <__swsetup_r+0x4a>
 800772c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007730:	4299      	cmp	r1, r3
 8007732:	d002      	beq.n	800773a <__swsetup_r+0x46>
 8007734:	4628      	mov	r0, r5
 8007736:	f7ff fa7b 	bl	8006c30 <_free_r>
 800773a:	2300      	movs	r3, #0
 800773c:	6363      	str	r3, [r4, #52]	@ 0x34
 800773e:	89a3      	ldrh	r3, [r4, #12]
 8007740:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007744:	81a3      	strh	r3, [r4, #12]
 8007746:	2300      	movs	r3, #0
 8007748:	6063      	str	r3, [r4, #4]
 800774a:	6923      	ldr	r3, [r4, #16]
 800774c:	6023      	str	r3, [r4, #0]
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	f043 0308 	orr.w	r3, r3, #8
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	6923      	ldr	r3, [r4, #16]
 8007758:	b94b      	cbnz	r3, 800776e <__swsetup_r+0x7a>
 800775a:	89a3      	ldrh	r3, [r4, #12]
 800775c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007764:	d003      	beq.n	800776e <__swsetup_r+0x7a>
 8007766:	4621      	mov	r1, r4
 8007768:	4628      	mov	r0, r5
 800776a:	f000 f859 	bl	8007820 <__smakebuf_r>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	f013 0201 	ands.w	r2, r3, #1
 8007776:	d00a      	beq.n	800778e <__swsetup_r+0x9a>
 8007778:	2200      	movs	r2, #0
 800777a:	60a2      	str	r2, [r4, #8]
 800777c:	6962      	ldr	r2, [r4, #20]
 800777e:	4252      	negs	r2, r2
 8007780:	61a2      	str	r2, [r4, #24]
 8007782:	6922      	ldr	r2, [r4, #16]
 8007784:	b942      	cbnz	r2, 8007798 <__swsetup_r+0xa4>
 8007786:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800778a:	d1c5      	bne.n	8007718 <__swsetup_r+0x24>
 800778c:	bd38      	pop	{r3, r4, r5, pc}
 800778e:	0799      	lsls	r1, r3, #30
 8007790:	bf58      	it	pl
 8007792:	6962      	ldrpl	r2, [r4, #20]
 8007794:	60a2      	str	r2, [r4, #8]
 8007796:	e7f4      	b.n	8007782 <__swsetup_r+0x8e>
 8007798:	2000      	movs	r0, #0
 800779a:	e7f7      	b.n	800778c <__swsetup_r+0x98>
 800779c:	2000002c 	.word	0x2000002c

080077a0 <memmove>:
 80077a0:	4288      	cmp	r0, r1
 80077a2:	b510      	push	{r4, lr}
 80077a4:	eb01 0402 	add.w	r4, r1, r2
 80077a8:	d902      	bls.n	80077b0 <memmove+0x10>
 80077aa:	4284      	cmp	r4, r0
 80077ac:	4623      	mov	r3, r4
 80077ae:	d807      	bhi.n	80077c0 <memmove+0x20>
 80077b0:	1e43      	subs	r3, r0, #1
 80077b2:	42a1      	cmp	r1, r4
 80077b4:	d008      	beq.n	80077c8 <memmove+0x28>
 80077b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077be:	e7f8      	b.n	80077b2 <memmove+0x12>
 80077c0:	4402      	add	r2, r0
 80077c2:	4601      	mov	r1, r0
 80077c4:	428a      	cmp	r2, r1
 80077c6:	d100      	bne.n	80077ca <memmove+0x2a>
 80077c8:	bd10      	pop	{r4, pc}
 80077ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077d2:	e7f7      	b.n	80077c4 <memmove+0x24>

080077d4 <__swhatbuf_r>:
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	460c      	mov	r4, r1
 80077d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077dc:	2900      	cmp	r1, #0
 80077de:	b096      	sub	sp, #88	@ 0x58
 80077e0:	4615      	mov	r5, r2
 80077e2:	461e      	mov	r6, r3
 80077e4:	da0d      	bge.n	8007802 <__swhatbuf_r+0x2e>
 80077e6:	89a3      	ldrh	r3, [r4, #12]
 80077e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077ec:	f04f 0100 	mov.w	r1, #0
 80077f0:	bf14      	ite	ne
 80077f2:	2340      	movne	r3, #64	@ 0x40
 80077f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077f8:	2000      	movs	r0, #0
 80077fa:	6031      	str	r1, [r6, #0]
 80077fc:	602b      	str	r3, [r5, #0]
 80077fe:	b016      	add	sp, #88	@ 0x58
 8007800:	bd70      	pop	{r4, r5, r6, pc}
 8007802:	466a      	mov	r2, sp
 8007804:	f000 f848 	bl	8007898 <_fstat_r>
 8007808:	2800      	cmp	r0, #0
 800780a:	dbec      	blt.n	80077e6 <__swhatbuf_r+0x12>
 800780c:	9901      	ldr	r1, [sp, #4]
 800780e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007812:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007816:	4259      	negs	r1, r3
 8007818:	4159      	adcs	r1, r3
 800781a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800781e:	e7eb      	b.n	80077f8 <__swhatbuf_r+0x24>

08007820 <__smakebuf_r>:
 8007820:	898b      	ldrh	r3, [r1, #12]
 8007822:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007824:	079d      	lsls	r5, r3, #30
 8007826:	4606      	mov	r6, r0
 8007828:	460c      	mov	r4, r1
 800782a:	d507      	bpl.n	800783c <__smakebuf_r+0x1c>
 800782c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	6123      	str	r3, [r4, #16]
 8007834:	2301      	movs	r3, #1
 8007836:	6163      	str	r3, [r4, #20]
 8007838:	b003      	add	sp, #12
 800783a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800783c:	ab01      	add	r3, sp, #4
 800783e:	466a      	mov	r2, sp
 8007840:	f7ff ffc8 	bl	80077d4 <__swhatbuf_r>
 8007844:	9f00      	ldr	r7, [sp, #0]
 8007846:	4605      	mov	r5, r0
 8007848:	4639      	mov	r1, r7
 800784a:	4630      	mov	r0, r6
 800784c:	f7fe ff4e 	bl	80066ec <_malloc_r>
 8007850:	b948      	cbnz	r0, 8007866 <__smakebuf_r+0x46>
 8007852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007856:	059a      	lsls	r2, r3, #22
 8007858:	d4ee      	bmi.n	8007838 <__smakebuf_r+0x18>
 800785a:	f023 0303 	bic.w	r3, r3, #3
 800785e:	f043 0302 	orr.w	r3, r3, #2
 8007862:	81a3      	strh	r3, [r4, #12]
 8007864:	e7e2      	b.n	800782c <__smakebuf_r+0xc>
 8007866:	89a3      	ldrh	r3, [r4, #12]
 8007868:	6020      	str	r0, [r4, #0]
 800786a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	9b01      	ldr	r3, [sp, #4]
 8007872:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007876:	b15b      	cbz	r3, 8007890 <__smakebuf_r+0x70>
 8007878:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800787c:	4630      	mov	r0, r6
 800787e:	f000 f81d 	bl	80078bc <_isatty_r>
 8007882:	b128      	cbz	r0, 8007890 <__smakebuf_r+0x70>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	f023 0303 	bic.w	r3, r3, #3
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	81a3      	strh	r3, [r4, #12]
 8007890:	89a3      	ldrh	r3, [r4, #12]
 8007892:	431d      	orrs	r5, r3
 8007894:	81a5      	strh	r5, [r4, #12]
 8007896:	e7cf      	b.n	8007838 <__smakebuf_r+0x18>

08007898 <_fstat_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d07      	ldr	r5, [pc, #28]	@ (80078b8 <_fstat_r+0x20>)
 800789c:	2300      	movs	r3, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	4608      	mov	r0, r1
 80078a2:	4611      	mov	r1, r2
 80078a4:	602b      	str	r3, [r5, #0]
 80078a6:	f000 f821 	bl	80078ec <_fstat>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	d102      	bne.n	80078b4 <_fstat_r+0x1c>
 80078ae:	682b      	ldr	r3, [r5, #0]
 80078b0:	b103      	cbz	r3, 80078b4 <_fstat_r+0x1c>
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	bd38      	pop	{r3, r4, r5, pc}
 80078b6:	bf00      	nop
 80078b8:	20011844 	.word	0x20011844

080078bc <_isatty_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d06      	ldr	r5, [pc, #24]	@ (80078d8 <_isatty_r+0x1c>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	602b      	str	r3, [r5, #0]
 80078c8:	f000 f818 	bl	80078fc <_isatty>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_isatty_r+0x1a>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_isatty_r+0x1a>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	20011844 	.word	0x20011844

080078dc <_close>:
 80078dc:	4b02      	ldr	r3, [pc, #8]	@ (80078e8 <_close+0xc>)
 80078de:	2258      	movs	r2, #88	@ 0x58
 80078e0:	601a      	str	r2, [r3, #0]
 80078e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078e6:	4770      	bx	lr
 80078e8:	20011844 	.word	0x20011844

080078ec <_fstat>:
 80078ec:	4b02      	ldr	r3, [pc, #8]	@ (80078f8 <_fstat+0xc>)
 80078ee:	2258      	movs	r2, #88	@ 0x58
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078f6:	4770      	bx	lr
 80078f8:	20011844 	.word	0x20011844

080078fc <_isatty>:
 80078fc:	4b02      	ldr	r3, [pc, #8]	@ (8007908 <_isatty+0xc>)
 80078fe:	2258      	movs	r2, #88	@ 0x58
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	2000      	movs	r0, #0
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	20011844 	.word	0x20011844

0800790c <_lseek>:
 800790c:	4b02      	ldr	r3, [pc, #8]	@ (8007918 <_lseek+0xc>)
 800790e:	2258      	movs	r2, #88	@ 0x58
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007916:	4770      	bx	lr
 8007918:	20011844 	.word	0x20011844

0800791c <_read>:
 800791c:	4b02      	ldr	r3, [pc, #8]	@ (8007928 <_read+0xc>)
 800791e:	2258      	movs	r2, #88	@ 0x58
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007926:	4770      	bx	lr
 8007928:	20011844 	.word	0x20011844

0800792c <_write>:
 800792c:	4b02      	ldr	r3, [pc, #8]	@ (8007938 <_write+0xc>)
 800792e:	2258      	movs	r2, #88	@ 0x58
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007936:	4770      	bx	lr
 8007938:	20011844 	.word	0x20011844

0800793c <_init>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	bf00      	nop
 8007940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007942:	bc08      	pop	{r3}
 8007944:	469e      	mov	lr, r3
 8007946:	4770      	bx	lr

08007948 <_fini>:
 8007948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794a:	bf00      	nop
 800794c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800794e:	bc08      	pop	{r3}
 8007950:	469e      	mov	lr, r3
 8007952:	4770      	bx	lr
