set ::env(PROJECT_NAME) ADAT_receiver
set ::env(DESIGN_TOP) ADAT_receiver
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ADAT_receiver/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ADAT_receiver/rtl/ADAT_receiver.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
