<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 28 23:01:18 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28899</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16053</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
<td>clk_hdmi</td>
<td>clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>165.768(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>66.569(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>40.056(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.497</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.041</td>
<td>14.670</td>
</tr>
<tr>
<td>2</td>
<td>3.605</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.048</td>
<td>14.801</td>
</tr>
<tr>
<td>3</td>
<td>3.680</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.048</td>
<td>14.726</td>
</tr>
<tr>
<td>4</td>
<td>3.682</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/irq_flags_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.041</td>
<td>14.485</td>
</tr>
<tr>
<td>5</td>
<td>3.685</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.048</td>
<td>14.721</td>
</tr>
<tr>
<td>6</td>
<td>3.825</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.070</td>
<td>14.312</td>
</tr>
<tr>
<td>7</td>
<td>3.871</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.058</td>
<td>14.526</td>
</tr>
<tr>
<td>8</td>
<td>3.887</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.036</td>
<td>14.497</td>
</tr>
<tr>
<td>9</td>
<td>3.887</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.036</td>
<td>14.497</td>
</tr>
<tr>
<td>10</td>
<td>3.940</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.041</td>
<td>14.226</td>
</tr>
<tr>
<td>11</td>
<td>3.940</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.041</td>
<td>14.226</td>
</tr>
<tr>
<td>12</td>
<td>3.950</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.031</td>
<td>14.226</td>
</tr>
<tr>
<td>13</td>
<td>4.083</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.058</td>
<td>14.314</td>
</tr>
<tr>
<td>14</td>
<td>4.113</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>14.065</td>
</tr>
<tr>
<td>15</td>
<td>4.130</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.046</td>
<td>14.031</td>
</tr>
<tr>
<td>16</td>
<td>4.137</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>14.020</td>
</tr>
<tr>
<td>17</td>
<td>4.148</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.041</td>
<td>14.019</td>
</tr>
<tr>
<td>18</td>
<td>4.204</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.189</td>
</tr>
<tr>
<td>19</td>
<td>4.204</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.189</td>
</tr>
<tr>
<td>20</td>
<td>4.204</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_23_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.189</td>
</tr>
<tr>
<td>21</td>
<td>4.209</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.184</td>
</tr>
<tr>
<td>22</td>
<td>4.214</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_7_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.179</td>
</tr>
<tr>
<td>23</td>
<td>4.214</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.027</td>
<td>14.179</td>
</tr>
<tr>
<td>24</td>
<td>4.251</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>14.159</td>
</tr>
<tr>
<td>25</td>
<td>4.251</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
<td>hdmi/video_data_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>14.159</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.197</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.201</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>5</td>
<td>0.206</td>
<td>apple_video/video_address_o_1_s0/Q</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.255</td>
</tr>
<tr>
<td>6</td>
<td>0.208</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.261</td>
</tr>
<tr>
<td>7</td>
<td>0.214</td>
<td>apple_video/video_address_o_1_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.267</td>
</tr>
<tr>
<td>8</td>
<td>0.273</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.322</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/Q</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>apple_video/pix_step7_r_2_s0/Q</td>
<td>apple_video/pix_step7_r_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1/Q</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/rd_buf_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>2</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/rd_buf_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>3</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/rd_buf_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>4</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>5</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>6</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>7</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>8</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>9</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>10</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>11</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>12</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_cnt_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>13</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/len_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
<tr>
<td>14</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/addr_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>15</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/proto/addr_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>16</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/mem_rd_data_q_0_s3/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>17</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>esp32_spi_connector/mem_rd_valid_q_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>18</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>19</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>20</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.050</td>
<td>4.927</td>
</tr>
<tr>
<td>21</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>22</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>23</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>24</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_15_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.044</td>
<td>4.933</td>
</tr>
<tr>
<td>25</td>
<td>13.194</td>
<td>rstn_r_s4/Q</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.038</td>
<td>4.939</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.739</td>
</tr>
<tr>
<td>2</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.739</td>
</tr>
<tr>
<td>3</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.739</td>
</tr>
<tr>
<td>4</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.736</td>
</tr>
<tr>
<td>5</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.739</td>
</tr>
<tr>
<td>6</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.741</td>
</tr>
<tr>
<td>7</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.741</td>
</tr>
<tr>
<td>8</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.739</td>
</tr>
<tr>
<td>9</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.741</td>
</tr>
<tr>
<td>10</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.741</td>
</tr>
<tr>
<td>11</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.722</td>
</tr>
<tr>
<td>12</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/load_pending_lj_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>13</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/load_strobe_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>14</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/lr_edge_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>15</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>16</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>17</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>18</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>19</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>20</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_15_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>21</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_16_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.720</td>
</tr>
<tr>
<td>22</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_17_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>23</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>24</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
<tr>
<td>25</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_23_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.721</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.758</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>12.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>14.474</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C52[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>14.827</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][B]</td>
<td>mockingboard/m6522_right/n197_s26/I3</td>
</tr>
<tr>
<td>15.343</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C53[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n197_s26/F</td>
</tr>
<tr>
<td>15.538</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[3][A]</td>
<td>mockingboard/m6522_right/irq_flags_4_s4/I3</td>
</tr>
<tr>
<td>16.036</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C55[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_4_s4/F</td>
</tr>
<tr>
<td>16.636</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_4_s1/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C55[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 32.345%; route: 9.543, 65.048%; tC2Q: 0.382, 2.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.084</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>15.606</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.306</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][B]</td>
<td>mockingboard/m6522_left/n871_s0/I3</td>
</tr>
<tr>
<td>16.767</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n871_s0/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>20.372</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C56[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 26.983%; route: 10.425, 70.433%; tC2Q: 0.382, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.084</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>15.606</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[3][A]</td>
<td>mockingboard/m6522_left/n872_s0/I3</td>
</tr>
<tr>
<td>16.692</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n872_s0/F</td>
</tr>
<tr>
<td>16.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[3][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>20.372</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C56[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.054, 27.527%; route: 10.290, 69.875%; tC2Q: 0.382, 2.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][B]</td>
<td>mockingboard/m6522_left/irq_flags_4_s5/I1</td>
</tr>
<tr>
<td>14.349</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C62[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_4_s5/F</td>
</tr>
<tr>
<td>14.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[2][B]</td>
<td>mockingboard/m6522_left/n198_s28/I3</td>
</tr>
<tr>
<td>14.772</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C61[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n198_s28/F</td>
</tr>
<tr>
<td>14.912</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[3][A]</td>
<td>mockingboard/m6522_left/irq_flags_3_s5/I0</td>
</tr>
<tr>
<td>15.433</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C61[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_3_s5/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[3][B]</td>
<td>mockingboard/m6522_left/irq_flags_3_s4/I3</td>
</tr>
<tr>
<td>15.851</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C61[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>16.451</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C61[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C61[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.625, 31.930%; route: 9.478, 65.430%; tC2Q: 0.382, 2.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.084</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>15.606</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td>mockingboard/m6522_left/n873_s0/I3</td>
</tr>
<tr>
<td>16.687</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n873_s0/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.372</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C56[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.049, 27.503%; route: 10.290, 69.899%; tC2Q: 0.382, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.029</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>15.294</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R31C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.624</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][B]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>16.141</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>16.278</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>20.103</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C56[2][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.793, 26.498%; route: 10.137, 70.830%; tC2Q: 0.382, 2.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.084</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>15.606</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.976</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][A]</td>
<td>mockingboard/m6522_left/n867_s0/I3</td>
</tr>
<tr>
<td>16.492</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n867_s0/F</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>20.363</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C56[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.049, 27.872%; route: 10.095, 69.495%; tC2Q: 0.382, 2.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.759</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.462</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td>debug_overlay/debug_b_w_5_s/I2</td>
</tr>
<tr>
<td>34.978</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_5_s/F</td>
</tr>
<tr>
<td>34.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.964</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][B]</td>
<td>hdmi/video_data_5_s0/CLK</td>
</tr>
<tr>
<td>38.929</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.865</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C66[0][B]</td>
<td>hdmi/video_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.267, 50.133%; route: 6.847, 47.229%; tC2Q: 0.382, 2.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.759</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.462</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>debug_overlay/debug_b_w_6_s/I2</td>
</tr>
<tr>
<td>34.978</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_6_s/F</td>
</tr>
<tr>
<td>34.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.964</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>hdmi/video_data_6_s0/CLK</td>
</tr>
<tr>
<td>38.929</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.865</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>hdmi/video_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.267, 50.133%; route: 6.847, 47.229%; tC2Q: 0.382, 2.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.929</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[3][B]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>14.219</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R34C59[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>15.432</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.192</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C59[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.762, 26.448%; route: 10.081, 70.864%; tC2Q: 0.382, 2.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.929</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[3][B]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>14.219</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R34C59[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>15.432</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.192</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C59[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.762, 26.448%; route: 10.081, 70.864%; tC2Q: 0.382, 2.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.929</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[3][B]</td>
<td>mockingboard/m6522_left/n890_s7/I2</td>
</tr>
<tr>
<td>14.219</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R34C59[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s7/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>15.432</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.192</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.453</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.142</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.762, 26.448%; route: 10.081, 70.864%; tC2Q: 0.382, 2.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.224</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[1][B]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C61[2][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R33C61[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>15.084</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>15.606</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R30C56[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>15.818</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[1][B]</td>
<td>mockingboard/m6522_left/n870_s0/I3</td>
</tr>
<tr>
<td>16.279</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C56[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n870_s0/F</td>
</tr>
<tr>
<td>16.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>20.363</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C56[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 27.901%; route: 9.938, 69.426%; tC2Q: 0.382, 2.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.758</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>12.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>14.151</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.677</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>15.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>16.031</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.197, 29.844%; route: 9.485, 67.437%; tC2Q: 0.382, 2.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.758</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>12.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>14.474</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C52[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>14.672</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>mockingboard/m6522_right/n199_s26/I1</td>
</tr>
<tr>
<td>15.193</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s26/F</td>
</tr>
<tr>
<td>15.333</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s4/I2</td>
</tr>
<tr>
<td>15.859</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C52[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s4/F</td>
</tr>
<tr>
<td>15.997</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_2_s1/CLK</td>
</tr>
<tr>
<td>20.127</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C52[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.779, 34.058%; route: 8.870, 63.216%; tC2Q: 0.382, 2.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.758</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>12.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>13.761</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[2][B]</td>
<td>mockingboard/m6522_right/n198_s29/I2</td>
</tr>
<tr>
<td>14.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C52[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n198_s29/F</td>
</tr>
<tr>
<td>14.427</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[3][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s5/I0</td>
</tr>
<tr>
<td>14.948</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s5/F</td>
</tr>
<tr>
<td>14.951</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_3_s4/I3</td>
</tr>
<tr>
<td>15.366</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C52[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_3_s4/F</td>
</tr>
<tr>
<td>15.986</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1/CLK</td>
</tr>
<tr>
<td>20.123</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.672, 33.327%; route: 8.965, 63.944%; tC2Q: 0.382, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[3][B]</td>
<td>superserial/n87_s12/I0</td>
</tr>
<tr>
<td>5.468</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C47[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s12/F</td>
</tr>
<tr>
<td>6.048</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[1][A]</td>
<td>apple_memory/n51_s8/I3</td>
</tr>
<tr>
<td>6.574</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C52[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s8/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C48[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>n185_s6/I0</td>
</tr>
<tr>
<td>8.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C46[0][A]</td>
<td style=" background: #97FFFF;">n185_s6/F</td>
</tr>
<tr>
<td>8.564</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>n185_s2/I3</td>
</tr>
<tr>
<td>8.827</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R4C45[1][A]</td>
<td style=" background: #97FFFF;">n185_s2/F</td>
</tr>
<tr>
<td>11.758</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[1][A]</td>
<td>mockingboard/m6522_right/n265_s3/I2</td>
</tr>
<tr>
<td>12.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>13.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>14.151</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.677</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>15.984</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>20.132</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.736, 26.652%; route: 9.900, 70.620%; tC2Q: 0.382, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[0][A]</td>
<td>debug_overlay/debug_b_w_4_s/I2</td>
</tr>
<tr>
<td>34.671</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_4_s/F</td>
</tr>
<tr>
<td>34.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[0][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[0][A]</td>
<td>hdmi/video_data_4_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[0][A]</td>
<td>hdmi/video_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.245, 51.060%; route: 6.562, 46.244%; tC2Q: 0.382, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td>debug_overlay/debug_g_w_7_s/I2</td>
</tr>
<tr>
<td>34.671</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_7_s/F</td>
</tr>
<tr>
<td>34.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[1][B]</td>
<td>hdmi/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[1][B]</td>
<td>hdmi/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.245, 51.060%; route: 6.562, 46.244%; tC2Q: 0.382, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[0][B]</td>
<td>debug_overlay/debug_r_w_7_s/I2</td>
</tr>
<tr>
<td>34.671</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_r_w_7_s/F</td>
</tr>
<tr>
<td>34.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[0][B]</td>
<td>hdmi/video_data_23_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[0][B]</td>
<td>hdmi/video_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.245, 51.060%; route: 6.562, 46.244%; tC2Q: 0.382, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td>debug_overlay/debug_b_w_3_s/I2</td>
</tr>
<tr>
<td>34.666</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_3_s/F</td>
</tr>
<tr>
<td>34.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[3][A]</td>
<td>hdmi/video_data_3_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[3][A]</td>
<td>hdmi/video_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.240, 51.043%; route: 6.562, 46.260%; tC2Q: 0.382, 2.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td>debug_overlay/debug_b_w_7_s/I2</td>
</tr>
<tr>
<td>34.661</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_b_w_7_s/F</td>
</tr>
<tr>
<td>34.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][B]</td>
<td>hdmi/video_data_7_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[2][B]</td>
<td>hdmi/video_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.235, 51.026%; route: 6.562, 46.276%; tC2Q: 0.382, 2.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.727</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td>debug_overlay/debug_g_w_3_s/I2</td>
</tr>
<tr>
<td>34.661</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_3_s/F</td>
</tr>
<tr>
<td>34.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.973</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C67[2][A]</td>
<td>hdmi/video_data_11_s0/CLK</td>
</tr>
<tr>
<td>38.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.875</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C67[2][A]</td>
<td>hdmi/video_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.235, 51.026%; route: 6.562, 46.276%; tC2Q: 0.382, 2.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.759</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.124</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][A]</td>
<td>debug_overlay/debug_g_w_4_s/I2</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_4_s/F</td>
</tr>
<tr>
<td>34.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][A]</td>
<td style=" font-weight:bold;">hdmi/video_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][A]</td>
<td>hdmi/video_data_12_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C67[1][A]</td>
<td>hdmi/video_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.267, 51.328%; route: 6.509, 45.971%; tC2Q: 0.382, 2.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/video_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>a2bus_stream/es5503_access_counter_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.864</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/es5503_access_counter_r_6_s0/Q</td>
</tr>
<tr>
<td>21.950</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s14/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s14/F</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>debug_overlay/n956_s11/I0</td>
</tr>
<tr>
<td>22.613</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n956_s11/O</td>
</tr>
<tr>
<td>24.667</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td>debug_overlay/n1090_s1280/I1</td>
</tr>
<tr>
<td>24.929</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1280/F</td>
</tr>
<tr>
<td>24.932</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[1][A]</td>
<td>debug_overlay/n1090_s1315/I3</td>
</tr>
<tr>
<td>25.448</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C75[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1315/F</td>
</tr>
<tr>
<td>25.863</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td>debug_overlay/n1090_s1254/I1</td>
</tr>
<tr>
<td>26.278</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C73[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1254/F</td>
</tr>
<tr>
<td>26.460</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C74[1][A]</td>
<td>debug_overlay/n1090_s1241/I0</td>
</tr>
<tr>
<td>26.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C74[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1241/F</td>
</tr>
<tr>
<td>27.149</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C74[3][A]</td>
<td>debug_overlay/n1090_s1313/I0</td>
</tr>
<tr>
<td>27.670</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R6C74[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1313/F</td>
</tr>
<tr>
<td>29.202</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>debug_overlay/n1090_s1237/I2</td>
</tr>
<tr>
<td>29.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1237/F</td>
</tr>
<tr>
<td>29.888</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td>debug_overlay/n1090_s1325/I1</td>
</tr>
<tr>
<td>30.349</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1325/F</td>
</tr>
<tr>
<td>30.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td>debug_overlay/n1090_s1215/I1</td>
</tr>
<tr>
<td>30.486</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C71[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1090_s1215/O</td>
</tr>
<tr>
<td>30.868</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td>debug_overlay/n1092_s13/I0</td>
</tr>
<tr>
<td>31.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s13/F</td>
</tr>
<tr>
<td>31.387</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td>debug_overlay/n1092_s11/I1</td>
</tr>
<tr>
<td>31.903</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[1][A]</td>
<td style=" background: #97FFFF;">debug_overlay/n1092_s11/F</td>
</tr>
<tr>
<td>31.906</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>debug_overlay/pixel_on_s35/I1</td>
</tr>
<tr>
<td>32.168</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s35/F</td>
</tr>
<tr>
<td>32.326</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td>debug_overlay/pixel_on_s91/I2</td>
</tr>
<tr>
<td>32.842</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[2][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s91/F</td>
</tr>
<tr>
<td>32.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td>debug_overlay/pixel_on_s3/I3</td>
</tr>
<tr>
<td>33.342</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][A]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s3/F</td>
</tr>
<tr>
<td>33.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C68[3][B]</td>
<td>debug_overlay/pixel_on_s1/I1</td>
</tr>
<tr>
<td>33.759</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C68[3][B]</td>
<td style=" background: #97FFFF;">debug_overlay/pixel_on_s1/F</td>
</tr>
<tr>
<td>34.124</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[0][B]</td>
<td>debug_overlay/debug_g_w_5_s/I2</td>
</tr>
<tr>
<td>34.641</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C67[0][B]</td>
<td style=" background: #97FFFF;">debug_overlay/debug_g_w_5_s/F</td>
</tr>
<tr>
<td>34.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[0][B]</td>
<td style=" font-weight:bold;">hdmi/video_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.990</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[0][B]</td>
<td>hdmi/video_data_13_s0/CLK</td>
</tr>
<tr>
<td>38.955</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.891</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C67[0][B]</td>
<td>hdmi/video_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.267, 51.328%; route: 6.509, 45.971%; tC2Q: 0.382, 2.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.942</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.849</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.942</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.737</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[2][B]</td>
<td>apple_video/video_address_o_1_s0/CLK</td>
</tr>
<tr>
<td>0.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R6C56[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_1_s0/Q</td>
</tr>
<tr>
<td>0.972</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 43.529%; tC2Q: 0.144, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[2][A]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R6C56[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.770</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 44.828%; tC2Q: 0.144, 55.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[2][B]</td>
<td>apple_video/video_address_o_1_s0/CLK</td>
</tr>
<tr>
<td>0.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R6C56[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_1_s0/Q</td>
</tr>
<tr>
<td>0.984</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.770</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 46.067%; tC2Q: 0.144, 53.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C56[2][A]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.861</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R6C56[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>1.039</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 55.280%; tC2Q: 0.144, 44.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n176_s0/I0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n176_s0/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n170_s0/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n170_s0/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I2</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n186_s0/I2</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n186_s0/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>mockingboard/psg_right/n925_s3/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n925_s3/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>mockingboard/psg_right/n2661_s2/I0</td>
</tr>
<tr>
<td>1.000</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2661_s2/F</td>
</tr>
<tr>
<td>1.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C52[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td>mockingboard/psg_right/n2629_s4/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2629_s4/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C52[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C60[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>mockingboard/psg_left/n2655_s2/I0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2655_s2/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C60[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C64[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td>mockingboard/psg_left/n2629_s4/I1</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2629_s4/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[10]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R25C64[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td>mockingboard/psg_left/n2632_s3/I0</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2632_s3/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C64[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C62[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C62[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_1_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C62[0][A]</td>
<td>mockingboard/m6522_left/n727_s0/I2</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C62[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n727_s0/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C62[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C62[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C62[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>supersprite/ssp_psg/n2680_s4/I1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2680_s4/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>supersprite/ssp_psg/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n904_s5/I0</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/n904_s5/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_x_3_s11/I1</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_x_3_s11/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n903_s0/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/n903_s0/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/pix_step7_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/pix_step7_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[0][A]</td>
<td>apple_video/pix_step7_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C62[0][A]</td>
<td style=" font-weight:bold;">apple_video/pix_step7_r_2_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C62[0][A]</td>
<td>apple_video/n288_s0/I2</td>
</tr>
<tr>
<td>1.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C62[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n288_s0/F</td>
</tr>
<tr>
<td>1.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C62[0][A]</td>
<td style=" font-weight:bold;">apple_video/pix_step7_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[0][A]</td>
<td>apple_video/pix_step7_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C62[0][A]</td>
<td>apple_video/pix_step7_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_3_s1/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>esp32_spi_connector/proto/n93_s4/I3</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">esp32_spi_connector/proto/n93_s4/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/idle_ctr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>esp32_spi_connector/proto/idle_ctr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/rd_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/rd_buf_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>esp32_spi_connector/proto/rd_buf_2_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>esp32_spi_connector/proto/rd_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/rd_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/rd_buf_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td>esp32_spi_connector/proto/rd_buf_3_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[2][B]</td>
<td>esp32_spi_connector/proto/rd_buf_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/rd_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/rd_buf_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td>esp32_spi_connector/proto/rd_buf_4_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[3][A]</td>
<td>esp32_spi_connector/proto/rd_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[3][A]</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C44[3][A]</td>
<td>esp32_spi_connector/proto/len_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C44[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[1][B]</td>
<td>esp32_spi_connector/proto/len_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C44[1][B]</td>
<td>esp32_spi_connector/proto/len_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>esp32_spi_connector/proto/len_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[2][A]</td>
<td>esp32_spi_connector/proto/len_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[2][B]</td>
<td>esp32_spi_connector/proto/len_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[2][B]</td>
<td>esp32_spi_connector/proto/len_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_cnt_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>esp32_spi_connector/proto/len_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>esp32_spi_connector/proto/len_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/len_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[0][A]</td>
<td>esp32_spi_connector/proto/len_7_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C44[0][A]</td>
<td>esp32_spi_connector/proto/len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>esp32_spi_connector/proto/addr_0_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>esp32_spi_connector/proto/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/proto/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>esp32_spi_connector/proto/addr_5_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C40[2][B]</td>
<td>esp32_spi_connector/proto/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_rd_data_q_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_rd_data_q_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[2][A]</td>
<td>esp32_spi_connector/mem_rd_data_q_0_s3/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C40[2][A]</td>
<td>esp32_spi_connector/mem_rd_data_q_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_rd_valid_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_rd_valid_q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>esp32_spi_connector/mem_rd_valid_q_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>esp32_spi_connector/mem_rd_valid_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_0_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_1_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.873</td>
<td>2.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.414</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0/CLK</td>
</tr>
<tr>
<td>20.067</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.713%; route: 4.164, 84.524%; tC2Q: 0.382, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_13_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_14_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_count_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.420</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_15_s0/CLK</td>
</tr>
<tr>
<td>20.073</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>a2bus_stream/cam_serializer_inst/packet_count_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.704%; route: 4.170, 84.542%; tC2Q: 0.382, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>784</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>6.884</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">a2bus_stream/cam_serializer_inst/packet_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.426</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>20.079</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>a2bus_stream/cam_serializer_inst/packet_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.694%; route: 4.176, 84.561%; tC2Q: 0.382, 7.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.481</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[0][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[0][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 80.521%; tC2Q: 0.144, 19.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.481</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[1][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[1][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 80.521%; tC2Q: 0.144, 19.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.481</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[2][A]</td>
<td>audio_cdc_right/sync_ff2_9_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[2][A]</td>
<td>audio_cdc_right/sync_ff2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 80.521%; tC2Q: 0.144, 19.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.478</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C68[3][A]</td>
<td>audio_cdc_right/sync_ff2_14_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C68[3][A]</td>
<td>audio_cdc_right/sync_ff2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.592, 80.428%; tC2Q: 0.144, 19.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.481</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[1][B]</td>
<td>audio_cdc_right/sync_ff1_9_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[1][B]</td>
<td>audio_cdc_right/sync_ff1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 80.521%; tC2Q: 0.144, 19.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.483</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_11_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.567%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.483</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[2][A]</td>
<td>audio_cdc_right/sync_ff1_13_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C68[2][A]</td>
<td>audio_cdc_right/sync_ff1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.567%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.481</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C68[3][A]</td>
<td>audio_cdc_right/sync_ff1_14_s0/CLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.741</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C68[3][A]</td>
<td>audio_cdc_right/sync_ff1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 80.521%; tC2Q: 0.144, 19.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.483</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[1][B]</td>
<td>audio_cdc_left/sync_ff1_10_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C68[1][B]</td>
<td>audio_cdc_left/sync_ff1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.567%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.483</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C68[1][A]</td>
<td>audio_cdc_left/sync_ff1_12_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C68[1][A]</td>
<td>audio_cdc_left/sync_ff1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.567%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.464</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>audio_timing/acc_fs_6_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>audio_timing/acc_fs_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/load_pending_lj_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][A]</td>
<td style=" font-weight:bold;">audio_timing/load_pending_lj_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][A]</td>
<td>audio_timing/load_pending_lj_s1/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C68[2][A]</td>
<td>audio_timing/load_pending_lj_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][A]</td>
<td style=" font-weight:bold;">audio_timing/load_strobe_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][A]</td>
<td>audio_timing/load_strobe_r_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C68[0][A]</td>
<td>audio_timing/load_strobe_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][B]</td>
<td style=" font-weight:bold;">audio_timing/lr_edge_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][B]</td>
<td>audio_timing/lr_edge_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C68[0][B]</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>audio_timing/acc_bedge_7_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[2][A]</td>
<td>audio_timing/acc_bedge_19_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[2][A]</td>
<td>audio_timing/acc_bedge_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>audio_timing/acc_bedge_20_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>audio_timing/acc_bedge_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[0][B]</td>
<td>audio_timing/acc_lr_11_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[0][B]</td>
<td>audio_timing/acc_lr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][A]</td>
<td>audio_timing/acc_lr_12_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[1][A]</td>
<td>audio_timing/acc_lr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[0][A]</td>
<td>audio_timing/acc_lr_15_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[0][A]</td>
<td>audio_timing/acc_lr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.462</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[1][A]</td>
<td>audio_timing/acc_lr_16_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C68[1][A]</td>
<td>audio_timing/acc_lr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][B]</td>
<td>audio_timing/acc_lr_17_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[2][B]</td>
<td>audio_timing/acc_lr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][B]</td>
<td>audio_timing/acc_lr_19_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[1][B]</td>
<td>audio_timing/acc_lr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>audio_timing/acc_lr_20_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>audio_timing/acc_lr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3597</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.886</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R9C46[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.463</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1121</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>audio_timing/acc_lr_23_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>audio_timing/acc_lr_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3597</td>
<td>a2bus_if.clk_logic</td>
<td>3.497</td>
<td>1.984</td>
</tr>
<tr>
<td>1121</td>
<td>a2bus_if.clk_pixel</td>
<td>8.277</td>
<td>2.117</td>
</tr>
<tr>
<td>784</td>
<td>n29_11</td>
<td>12.374</td>
<td>2.904</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.852</td>
<td>2.690</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.458</td>
<td>2.266</td>
</tr>
<tr>
<td>228</td>
<td>a2bus_if.device_reset_n</td>
<td>6.162</td>
<td>2.166</td>
</tr>
<tr>
<td>219</td>
<td>a2bus_if.addr[0]</td>
<td>10.102</td>
<td>4.201</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.005</td>
<td>2.596</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>12.384</td>
<td>2.097</td>
</tr>
<tr>
<td>156</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>11.400</td>
<td>2.790</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C65</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C66</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C86</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C87</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C63</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 25 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_ports {clk}] -master_clock clk -divide_by 10 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}] -master_clock clk_hdmi -divide_by 5 -multiply_by 1 -add [get_pins {clkdiv_inst/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
