Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 27 17:43:15 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.324        0.000                      0                 4399        0.042        0.000                      0                 4399        3.000        0.000                       0                  1751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)             Period(ns)      Frequency(MHz)
-----                  ------------             ----------      --------------
sys_clk_pin            {0.000 5.000}            10.000          100.000         
  CLKFBIN              {0.000 25.000}           50.000          20.000          
  s_clk_40mhz          {0.000 12.500}           25.000          40.000          
    genclk50khz        {0.000 10000.001}        20000.001       0.050           
    genclk5mhz         {0.000 100.000}          200.000         5.000           
  s_clk_7_37mhz        {0.000 67.816}           135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}           25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}           25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}           135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}           135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          2.324        0.000                      0                 4289        0.042        0.000                      0                 4289       12.000        0.000                       0                  1709  
  s_clk_7_37mhz      132.425        0.000                      0                   69        0.158        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk50khz           s_clk_40mhz                23.031        0.000                      0                    2        0.346        0.000                      0                    2  
genclk5mhz            s_clk_40mhz                23.101        0.000                      0                    2        0.336        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                10.011        0.000                      0                   12        5.662        0.000                      0                   12  
s_clk_40mhz           wiz_40mhz_virt_in           6.329        0.000                      0                   25        2.948        0.000                      0                   25  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      106.916        0.000                      0                    1        1.320        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             16.775        0.000                      0                    3        1.621        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.447ns  (logic 8.719ns (38.842%)  route 13.728ns (61.158%))
  Logic Levels:           28  (CARRY4=11 LUT3=4 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[10]/Q
                         net (fo=148, routed)         1.486     8.270    u_sf_testing_to_ascii/i_error_count[10]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.118     8.388 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121/O
                         net (fo=2, routed)           0.927     9.315    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121_n_0
    SLICE_X11Y107        LUT4 (Prop_lut4_I3_O)        0.326     9.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125/O
                         net (fo=1, routed)           0.000     9.641    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.173    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.287    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.509 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=2, routed)           0.802    11.311    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.324    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=2, routed)           0.587    12.222    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.554 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27/O
                         net (fo=1, routed)           0.000    12.554    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.086    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    14.313    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X11Y111        LUT3 (Prop_lut3_I1_O)        0.329    14.642 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.637    15.279    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.877 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.877    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.200 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           1.122    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.339    17.661 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.612    18.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    19.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.030    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.364 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.586    19.949    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.252    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.785 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.785    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.670    21.685    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X15Y115        LUT5 (Prop_lut5_I3_O)        0.304    21.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_58/O
                         net (fo=3, routed)           0.473    22.462    u_sf_testing_to_ascii/s_sf3_err_count_divide31[14]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.326    22.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=2, routed)           0.773    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X15Y115        LUT6 (Prop_lut6_I2_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.499    24.185    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.309 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.540    24.849    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.973 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.321    25.294    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I5_O)        0.124    25.418 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_29/O
                         net (fo=3, routed)           0.664    26.082    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_29_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I1_O)        0.124    26.206 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_15/O
                         net (fo=3, routed)           0.661    26.867    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_15_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.124    26.991 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_9/O
                         net (fo=3, routed)           0.799    27.790    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_9_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I0_O)        0.124    27.914 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4/O
                         net (fo=3, routed)           0.675    28.589    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.713 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.713    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X12Y115        FDRE (Setup_fdre_C_D)        0.077    31.037    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         31.037    
                         arrival time                         -28.713    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.366ns  (logic 8.719ns (38.983%)  route 13.647ns (61.017%))
  Logic Levels:           28  (CARRY4=11 LUT3=4 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[10]/Q
                         net (fo=148, routed)         1.486     8.270    u_sf_testing_to_ascii/i_error_count[10]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.118     8.388 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121/O
                         net (fo=2, routed)           0.927     9.315    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121_n_0
    SLICE_X11Y107        LUT4 (Prop_lut4_I3_O)        0.326     9.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125/O
                         net (fo=1, routed)           0.000     9.641    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.173    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.287    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.509 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=2, routed)           0.802    11.311    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.324    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=2, routed)           0.587    12.222    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.554 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27/O
                         net (fo=1, routed)           0.000    12.554    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.086    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    14.313    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X11Y111        LUT3 (Prop_lut3_I1_O)        0.329    14.642 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.637    15.279    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.877 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.877    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.200 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           1.122    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.339    17.661 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.612    18.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    19.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.030    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.364 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.586    19.949    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.252    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.785 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.785    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.670    21.685    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X15Y115        LUT5 (Prop_lut5_I3_O)        0.304    21.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_58/O
                         net (fo=3, routed)           0.473    22.462    u_sf_testing_to_ascii/s_sf3_err_count_divide31[14]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.326    22.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=2, routed)           0.773    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X15Y115        LUT6 (Prop_lut6_I2_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.499    24.185    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.309 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.540    24.849    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.973 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.321    25.294    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I5_O)        0.124    25.418 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_29/O
                         net (fo=3, routed)           0.664    26.082    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_29_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I1_O)        0.124    26.206 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_15/O
                         net (fo=3, routed)           0.661    26.867    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_15_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.124    26.991 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_9/O
                         net (fo=3, routed)           0.799    27.790    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_9_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I0_O)        0.124    27.914 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4/O
                         net (fo=3, routed)           0.594    28.508    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I2_O)        0.124    28.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    28.632    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X12Y115        FDRE (Setup_fdre_C_D)        0.079    31.039    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         31.039    
                         arrival time                         -28.632    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.365ns  (logic 8.719ns (38.985%)  route 13.646ns (61.015%))
  Logic Levels:           28  (CARRY4=11 LUT3=4 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[10]/Q
                         net (fo=148, routed)         1.486     8.270    u_sf_testing_to_ascii/i_error_count[10]
    SLICE_X28Y105        LUT3 (Prop_lut3_I1_O)        0.118     8.388 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121/O
                         net (fo=2, routed)           0.927     9.315    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_121_n_0
    SLICE_X11Y107        LUT4 (Prop_lut4_I3_O)        0.326     9.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125/O
                         net (fo=1, routed)           0.000     9.641    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_125_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.173    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.287    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.509 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/O[0]
                         net (fo=2, routed)           0.802    11.311    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_7
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.324    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23/O
                         net (fo=2, routed)           0.587    12.222    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_23_n_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.554 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27/O
                         net (fo=1, routed)           0.000    12.554    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_27_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.086 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.086    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.420 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    14.313    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X11Y111        LUT3 (Prop_lut3_I1_O)        0.329    14.642 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.637    15.279    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    15.877 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.877    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.200 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           1.122    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.339    17.661 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.612    18.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X15Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    19.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.030    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.364 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.586    19.949    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.252 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.252    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.785 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.785    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.670    21.685    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X15Y115        LUT5 (Prop_lut5_I3_O)        0.304    21.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_58/O
                         net (fo=3, routed)           0.473    22.462    u_sf_testing_to_ascii/s_sf3_err_count_divide31[14]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.326    22.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=2, routed)           0.773    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X15Y115        LUT6 (Prop_lut6_I2_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.499    24.185    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.309 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.540    24.849    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.973 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.463    25.435    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X12Y117        LUT6 (Prop_lut6_I0_O)        0.124    25.559 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28/O
                         net (fo=3, routed)           0.808    26.368    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I0_O)        0.124    26.492 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.541    27.033    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I4_O)        0.124    27.157 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_10/O
                         net (fo=3, routed)           0.626    27.783    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_10_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.907 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_7/O
                         net (fo=3, routed)           0.600    28.507    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_7_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.631 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    28.631    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y115        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.232    31.120    
                         clock uncertainty           -0.160    30.960    
    SLICE_X12Y115        FDRE (Setup_fdre_C_D)        0.081    31.041    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         31.041    
                         arrival time                         -28.631    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.242ns  (logic 8.823ns (41.536%)  route 12.419ns (58.464%))
  Logic Levels:           30  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 30.890 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y98         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=153, routed)         1.185     7.969    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X12Y104        LUT3 (Prop_lut3_I1_O)        0.150     8.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233/O
                         net (fo=1, routed)           0.707     8.826    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     9.557 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.557    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130/O[3]
                         net (fo=2, routed)           1.107    10.977    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130_n_4
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.336    11.313 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57/O
                         net (fo=2, routed)           0.655    11.969    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57_n_0
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.327    12.296 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61/O
                         net (fo=1, routed)           0.000    12.296    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.672 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.672    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.789    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.906    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.023    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[1]
                         net (fo=17, routed)          1.134    14.480    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_6
    SLICE_X7Y110         LUT3 (Prop_lut3_I1_O)        0.334    14.814 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248/O
                         net (fo=1, routed)           0.466    15.280    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    15.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.989    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.323 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/O[1]
                         net (fo=2, routed)           0.978    17.301    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_6
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.331    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102/O
                         net (fo=2, routed)           0.477    18.109    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.326    18.435 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106/O
                         net (fo=1, routed)           0.000    18.435    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.985 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.985    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.687    20.007    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.303    20.310 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52/O
                         net (fo=1, routed)           0.000    20.310    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.686    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.588    21.430    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X7Y115         LUT3 (Prop_lut3_I2_O)        0.326    21.756 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.479    22.236    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I1_O)        0.326    22.562 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.770    23.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    23.456 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.480    23.936    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.060 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.457    24.517    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.443    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.167    25.374    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.452    25.950    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124    26.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.592    26.666    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.124    26.790 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.593    27.383    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    27.507 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1/O
                         net (fo=1, routed)           0.000    27.507    u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.504    30.890    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/C
                         clock pessimism              0.232    31.122    
                         clock uncertainty           -0.160    30.962    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.031    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -27.507    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.195ns  (logic 8.844ns (41.727%)  route 12.351ns (58.273%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y97         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=130, routed)         1.660     8.443    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.150     8.593 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.853     9.446    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    10.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.074    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.191    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.506 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=2, routed)           0.639    11.145    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.332    11.477 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=2, routed)           0.815    12.292    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.332    12.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58/O
                         net (fo=1, routed)           0.000    12.624    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.156    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.270    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.583 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[3]
                         net (fo=18, routed)          1.205    14.788    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_4
    SLICE_X29Y109        LUT3 (Prop_lut3_I1_O)        0.332    15.120 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169/O
                         net (fo=2, routed)           0.645    15.766    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169_n_0
    SLICE_X29Y110        LUT4 (Prop_lut4_I0_O)        0.332    16.098 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173/O
                         net (fo=1, routed)           0.000    16.098    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.630 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.630    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.852 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.579    17.431    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.299    17.730 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131/O
                         net (fo=3, routed)           0.276    18.005    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.119    18.124 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.532    18.657    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.372    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[3]
                         net (fo=3, routed)           0.770    20.455    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_4
    SLICE_X30Y112        LUT4 (Prop_lut4_I2_O)        0.306    20.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37/O
                         net (fo=1, routed)           0.000    20.761    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.137    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.331    21.722    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.367    22.089 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.453    22.542    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    22.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17/O
                         net (fo=4, routed)           0.836    23.502    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17_n_0
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.150    23.652 f  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           0.951    24.603    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X31Y112        LUT5 (Prop_lut5_I3_O)        0.354    24.957 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.723    25.680    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.326    26.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6/O
                         net (fo=3, routed)           0.164    26.170    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5/O
                         net (fo=3, routed)           0.473    26.767    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.446    27.337    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    27.461 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    27.461    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X29Y113        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.500    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X29Y113        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.232    31.118    
                         clock uncertainty           -0.160    30.958    
    SLICE_X29Y113        FDRE (Setup_fdre_C_D)        0.031    30.989    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.168ns  (logic 8.844ns (41.780%)  route 12.324ns (58.220%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y97         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=130, routed)         1.660     8.443    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.150     8.593 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.853     9.446    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    10.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.074    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.191    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.506 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=2, routed)           0.639    11.145    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.332    11.477 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=2, routed)           0.815    12.292    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.332    12.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58/O
                         net (fo=1, routed)           0.000    12.624    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.156    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.270    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.583 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[3]
                         net (fo=18, routed)          1.205    14.788    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_4
    SLICE_X29Y109        LUT3 (Prop_lut3_I1_O)        0.332    15.120 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169/O
                         net (fo=2, routed)           0.645    15.766    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169_n_0
    SLICE_X29Y110        LUT4 (Prop_lut4_I0_O)        0.332    16.098 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173/O
                         net (fo=1, routed)           0.000    16.098    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.630 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.630    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.852 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.579    17.431    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.299    17.730 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131/O
                         net (fo=3, routed)           0.276    18.005    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.119    18.124 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.532    18.657    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.372    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[3]
                         net (fo=3, routed)           0.770    20.455    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_4
    SLICE_X30Y112        LUT4 (Prop_lut4_I2_O)        0.306    20.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37/O
                         net (fo=1, routed)           0.000    20.761    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.137    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.331    21.722    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.367    22.089 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.453    22.542    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    22.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17/O
                         net (fo=4, routed)           0.836    23.502    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17_n_0
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.150    23.652 f  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           0.951    24.603    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X31Y112        LUT5 (Prop_lut5_I3_O)        0.354    24.957 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.723    25.680    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.326    26.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6/O
                         net (fo=3, routed)           0.164    26.170    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5/O
                         net (fo=3, routed)           0.473    26.767    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.419    27.310    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X29Y112        LUT4 (Prop_lut4_I0_O)        0.124    27.434 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1/O
                         net (fo=1, routed)           0.000    27.434    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1_n_0
    SLICE_X29Y112        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X29Y112        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)        0.031    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.072ns  (logic 8.823ns (41.871%)  route 12.249ns (58.129%))
  Logic Levels:           30  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 30.890 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y98         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=153, routed)         1.185     7.969    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X12Y104        LUT3 (Prop_lut3_I1_O)        0.150     8.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233/O
                         net (fo=1, routed)           0.707     8.826    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     9.557 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.557    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130/O[3]
                         net (fo=2, routed)           1.107    10.977    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130_n_4
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.336    11.313 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57/O
                         net (fo=2, routed)           0.655    11.969    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57_n_0
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.327    12.296 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61/O
                         net (fo=1, routed)           0.000    12.296    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.672 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.672    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.789    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.906    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.023    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[1]
                         net (fo=17, routed)          1.134    14.480    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_6
    SLICE_X7Y110         LUT3 (Prop_lut3_I1_O)        0.334    14.814 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248/O
                         net (fo=1, routed)           0.466    15.280    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    15.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.989    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.323 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/O[1]
                         net (fo=2, routed)           0.978    17.301    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_6
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.331    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102/O
                         net (fo=2, routed)           0.477    18.109    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.326    18.435 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106/O
                         net (fo=1, routed)           0.000    18.435    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.985 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.985    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.687    20.007    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.303    20.310 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52/O
                         net (fo=1, routed)           0.000    20.310    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.686    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.588    21.430    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X7Y115         LUT3 (Prop_lut3_I2_O)        0.326    21.756 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.479    22.236    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I1_O)        0.326    22.562 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.770    23.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    23.456 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.480    23.936    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.060 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.457    24.517    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.443    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.167    25.374    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.452    25.950    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124    26.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.592    26.666    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.124    26.790 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.423    27.213    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    27.337 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1/O
                         net (fo=1, routed)           0.000    27.337    u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.504    30.890    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/C
                         clock pessimism              0.232    31.122    
                         clock uncertainty           -0.160    30.962    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.029    30.991    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]
  -------------------------------------------------------------------
                         required time                         30.991    
                         arrival time                         -27.337    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 8.823ns (42.168%)  route 12.101ns (57.832%))
  Logic Levels:           30  (CARRY4=13 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 30.890 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y98         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=153, routed)         1.185     7.969    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X12Y104        LUT3 (Prop_lut3_I1_O)        0.150     8.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233/O
                         net (fo=1, routed)           0.707     8.826    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_233_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     9.557 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     9.557    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_178_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130/O[3]
                         net (fo=2, routed)           1.107    10.977    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_130_n_4
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.336    11.313 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57/O
                         net (fo=2, routed)           0.655    11.969    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_57_n_0
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.327    12.296 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61/O
                         net (fo=1, routed)           0.000    12.296    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_61_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.672 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.672    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.789    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.906    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.023    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[1]
                         net (fo=17, routed)          1.134    14.480    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_6
    SLICE_X7Y110         LUT3 (Prop_lut3_I1_O)        0.334    14.814 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248/O
                         net (fo=1, routed)           0.466    15.280    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    15.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.989    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.323 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/O[1]
                         net (fo=2, routed)           0.978    17.301    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_6
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.331    17.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102/O
                         net (fo=2, routed)           0.477    18.109    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.326    18.435 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106/O
                         net (fo=1, routed)           0.000    18.435    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_106_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.985 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.985    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.319 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.687    20.007    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_6
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.303    20.310 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52/O
                         net (fo=1, routed)           0.000    20.310    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_52_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.686    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.588    21.430    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X7Y115         LUT3 (Prop_lut3_I2_O)        0.326    21.756 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.479    22.236    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I1_O)        0.326    22.562 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.770    23.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    23.456 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.480    23.936    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.060 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.457    24.517    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    24.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.443    25.083    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.207 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.167    25.374    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    25.498 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.452    25.950    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124    26.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.592    26.666    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.124    26.790 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.275    27.065    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.124    27.189 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1/O
                         net (fo=1, routed)           0.000    27.189    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.504    30.890    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y112         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/C
                         clock pessimism              0.232    31.122    
                         clock uncertainty           -0.160    30.962    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.031    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -27.189    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.620ns  (logic 8.720ns (42.289%)  route 11.900ns (57.711%))
  Logic Levels:           27  (CARRY4=12 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y97         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=130, routed)         1.660     8.443    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.150     8.593 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.853     9.446    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    10.074 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.074    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.191 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.191    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.506 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=2, routed)           0.639    11.145    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.332    11.477 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=2, routed)           0.815    12.292    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.332    12.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58/O
                         net (fo=1, routed)           0.000    12.624    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.156    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.270    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.583 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[3]
                         net (fo=18, routed)          1.205    14.788    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_4
    SLICE_X29Y109        LUT3 (Prop_lut3_I1_O)        0.332    15.120 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169/O
                         net (fo=2, routed)           0.645    15.766    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169_n_0
    SLICE_X29Y110        LUT4 (Prop_lut4_I0_O)        0.332    16.098 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173/O
                         net (fo=1, routed)           0.000    16.098    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.630 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.630    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.852 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.579    17.431    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.299    17.730 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131/O
                         net (fo=3, routed)           0.276    18.005    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.119    18.124 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.532    18.657    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.372    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[3]
                         net (fo=3, routed)           0.770    20.455    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_4
    SLICE_X30Y112        LUT4 (Prop_lut4_I2_O)        0.306    20.761 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37/O
                         net (fo=1, routed)           0.000    20.761    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_37_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.137    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.331    21.722    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.367    22.089 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.453    22.542    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    22.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17/O
                         net (fo=4, routed)           0.836    23.502    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17_n_0
    SLICE_X31Y110        LUT2 (Prop_lut2_I0_O)        0.150    23.652 f  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           0.951    24.603    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X31Y112        LUT5 (Prop_lut5_I3_O)        0.354    24.957 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.723    25.680    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.326    26.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6/O
                         net (fo=3, routed)           0.164    26.170    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5/O
                         net (fo=3, routed)           0.468    26.762    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.124    26.886 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1/O
                         net (fo=1, routed)           0.000    26.886    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1_n_0
    SLICE_X29Y112        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X29Y112        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)        0.031    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -26.886    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.551ns  (logic 7.266ns (35.357%)  route 13.285ns (64.643%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.647     6.266    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X12Y97         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=130, routed)         1.660     8.443    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.150     8.593 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.554     9.148    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     9.770 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.770    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_75_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.992 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32/O[0]
                         net (fo=2, routed)           0.804    10.795    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32_n_7
    SLICE_X38Y101        LUT4 (Prop_lut4_I3_O)        0.299    11.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_40/O
                         net (fo=2, routed)           0.885    11.979    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_40_n_0
    SLICE_X33Y100        LUT5 (Prop_lut5_I0_O)        0.150    12.129 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_10/O
                         net (fo=2, routed)           0.552    12.681    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_10_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I0_O)        0.332    13.013 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_14/O
                         net (fo=1, routed)           0.000    13.013    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_14_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.545 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.545    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_8_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_28/O[1]
                         net (fo=5, routed)           0.741    14.735    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_28_n_6
    SLICE_X35Y110        LUT2 (Prop_lut2_I0_O)        0.303    15.038 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_266/O
                         net (fo=1, routed)           0.000    15.038    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_266_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.588 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    15.588    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_201_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.702 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    15.702    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_146_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.816 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.816    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.930 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.930    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.264 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.797    17.061    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3_n_6
    SLICE_X37Y112        LUT4 (Prop_lut4_I1_O)        0.303    17.364 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_62/O
                         net (fo=1, routed)           0.000    17.364    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_62_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.765 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.765    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.036 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.393    18.429    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X36Y112        LUT5 (Prop_lut5_I3_O)        0.373    18.802 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_141/O
                         net (fo=6, routed)           0.993    19.796    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_141_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_138/O
                         net (fo=3, routed)           0.835    20.755    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_138_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I1_O)        0.124    20.879 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=3, routed)           0.827    21.705    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I1_O)        0.124    21.830 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_96/O
                         net (fo=3, routed)           0.611    22.440    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_96_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I1_O)        0.124    22.564 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_78/O
                         net (fo=3, routed)           0.620    23.184    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_78_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    23.308 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_41/O
                         net (fo=3, routed)           0.882    24.190    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_41_n_0
    SLICE_X36Y111        LUT6 (Prop_lut6_I0_O)        0.124    24.314 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_22/O
                         net (fo=3, routed)           0.597    24.911    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_22_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.035 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9/O
                         net (fo=3, routed)           0.934    25.969    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.093 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3/O
                         net (fo=3, routed)           0.599    26.692    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.124    26.816 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1/O
                         net (fo=1, routed)           0.000    26.816    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -26.816    
  -------------------------------------------------------------------
                         slack                                  4.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.130%)  route 0.184ns (44.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.990 r  u_uart_tx_feed/s_uart_line_aux_reg[73]/Q
                         net (fo=1, routed)           0.184     2.174    u_uart_tx_feed/s_uart_line_aux[73]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.098     2.272 r  u_uart_tx_feed/s_uart_line_aux[81]_i_1/O
                         net (fo=1, routed)           0.000     2.272    u_uart_tx_feed/s_uart_line_val[81]
    SLICE_X5Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X5Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[81]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.091     2.230    u_uart_tx_feed/s_uart_line_aux_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.246ns (52.977%)  route 0.218ns (47.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X8Y101         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.148     1.982 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[6]/Q
                         net (fo=2, routed)           0.218     2.201    u_uart_tx_feed/i_dat_ascii_line[46]
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.098     2.299 r  u_uart_tx_feed/s_uart_line_aux[46]_i_1/O
                         net (fo=1, routed)           0.000     2.299    u_uart_tx_feed/s_uart_line_val[46]
    SLICE_X9Y97          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.847     2.390    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y97          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[46]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.092     2.203    u_uart_tx_feed/s_uart_line_aux_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.233ns (48.328%)  route 0.249ns (51.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y102         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char4_reg[5]/Q
                         net (fo=3, routed)           0.249     2.212    u_uart_tx_feed/i_dat_ascii_line[53]
    SLICE_X11Y96         LUT3 (Prop_lut3_I2_O)        0.105     2.317 r  u_uart_tx_feed/s_uart_line_aux[53]_i_1/O
                         net (fo=1, routed)           0.000     2.317    u_uart_tx_feed/s_uart_line_val[53]
    SLICE_X11Y96         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.846     2.389    u_uart_tx_feed/i_clk_40mhz
    SLICE_X11Y96         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[53]/C
                         clock pessimism             -0.278     2.110    
    SLICE_X11Y96         FDSE (Hold_fdse_C_D)         0.107     2.217    u_uart_tx_feed/s_uart_line_aux_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.223%)  route 0.298ns (58.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X8Y101         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.998 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char3_reg[3]/Q
                         net (fo=2, routed)           0.298     2.296    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[27]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.045     2.341 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[27]_i_1/O
                         net (fo=1, routed)           0.000     2.341    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[27]
    SLICE_X7Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     2.230    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.229ns (45.866%)  route 0.270ns (54.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X7Y101         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128     1.990 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/Q
                         net (fo=2, routed)           0.270     2.261    u_uart_tx_feed/i_dat_ascii_line[70]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.101     2.362 r  u_uart_tx_feed/s_uart_line_aux[70]_i_1/O
                         net (fo=1, routed)           0.000     2.362    u_uart_tx_feed/s_uart_line_val[70]
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.874     2.417    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[70]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.107     2.245    u_uart_tx_feed/s_uart_line_aux_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.383 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.383    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDSE (Hold_fdse_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.184ns (36.166%)  route 0.325ns (63.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_feed/s_uart_line_aux_reg[66]/Q
                         net (fo=1, routed)           0.325     2.328    u_uart_tx_feed/s_uart_line_aux[66]
    SLICE_X5Y97          LUT3 (Prop_lut3_I0_O)        0.043     2.371 r  u_uart_tx_feed/s_uart_line_aux[74]_i_1/O
                         net (fo=1, routed)           0.000     2.371    u_uart_tx_feed/s_uart_line_val[74]
    SLICE_X5Y97          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X5Y97          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[74]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.107     2.246    u_uart_tx_feed/s_uart_line_aux_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.432%)  route 0.325ns (63.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_feed/s_uart_line_aux_reg[80]/Q
                         net (fo=1, routed)           0.325     2.328    u_uart_tx_feed/s_uart_line_aux[80]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.045     2.373 r  u_uart_tx_feed/s_uart_line_aux[88]_i_1/O
                         net (fo=1, routed)           0.000     2.373    u_uart_tx_feed/s_uart_line_val[88]
    SLICE_X5Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X5Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[88]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.107     2.246    u_uart_tx_feed/s_uart_line_aux_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.396 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.396    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDSE (Hold_fdse_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.732%)  route 0.161ns (30.268%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X58Y99         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     1.995 f  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[27]/Q
                         net (fo=3, routed)           0.160     2.156    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[27]
    SLICE_X58Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.201 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.201    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[24]_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.310 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.310    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.363 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X58Y100        FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y30     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y30     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y15      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X2Y44      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y113    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y105    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y106    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y105    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y41     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.425ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.609ns (26.689%)  route 1.673ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 141.577 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.104     7.902    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.153     8.055 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.569     8.624    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y34         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.559   141.577    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.888    
                         clock uncertainty           -0.206   141.683    
    RAMB18_X0Y34         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.634   141.049    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.049    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                132.425    

Slack (MET) :             132.784ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.704ns (26.587%)  route 1.944ns (73.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 141.618 - 135.632 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.719     6.338    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     6.794 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           1.081     7.875    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.999 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           0.863     8.862    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.124     8.986 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.986    u_uart_tx_only/so_uart_tx
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.599   141.618    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.328   141.946    
                         clock uncertainty           -0.206   141.740    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   141.769    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.769    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                132.784    

Slack (MET) :             132.834ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.631%)  route 1.683ns (74.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.104     7.902    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.124     8.026 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.579     8.605    u_uart_tx_only/s_data_aux
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.205   141.438    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.438    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.834    

Slack (MET) :             132.834ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.631%)  route 1.683ns (74.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.104     7.902    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.124     8.026 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.579     8.605    u_uart_tx_only/s_data_aux
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.205   141.438    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.438    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.834    

Slack (MET) :             132.834ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.631%)  route 1.683ns (74.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.104     7.902    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.124     8.026 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.579     8.605    u_uart_tx_only/s_data_aux
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.205   141.438    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.438    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.834    

Slack (MET) :             132.834ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.631%)  route 1.683ns (74.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.104     7.902    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.124     8.026 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.579     8.605    u_uart_tx_only/s_data_aux
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_CE)      -0.205   141.438    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.438    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.834    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.456ns (23.462%)  route 1.488ns (76.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.456     6.798 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.488     8.285    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429   141.214    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.214    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                132.929    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.456ns (23.462%)  route 1.488ns (76.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.456     6.798 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.488     8.285    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429   141.214    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.214    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                132.929    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.456ns (23.462%)  route 1.488ns (76.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.456     6.798 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.488     8.285    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429   141.214    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.214    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                132.929    

Slack (MET) :             132.929ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.456ns (23.462%)  route 1.488ns (76.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 141.538 - 135.632 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.456     6.798 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.488     8.285    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.519   141.538    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.849    
                         clock uncertainty           -0.206   141.643    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429   141.214    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.214    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                132.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.076     2.083    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.045     2.128 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.128    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.879    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091     1.970    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.062     2.056    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y92          FDPE (Hold_fdpe_C_D)        -0.008     1.858    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.130     2.135    u_uart_tx_only/s_i_aux_reg_n_0_[2]
    SLICE_X5Y87          LUT5 (Prop_lut5_I2_O)        0.045     2.180 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.180    u_uart_tx_only/so_uart_tx
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.533     1.879    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091     1.970    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.163     2.168    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I3_O)        0.045     2.213 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.213    u_uart_tx_only/s_i_aux[3]_i_2_n_0
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.533     1.878    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.998    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X2Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.164     2.027 r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.163     2.191    u_reset_sync_7_37mhz/p_0_in[3]
    SLICE_X2Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X2Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.551     1.863    
    SLICE_X2Y102         FDPE (Hold_fdpe_C_D)         0.090     1.953    u_reset_sync_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.144     2.148    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.193 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.193    u_uart_tx_only/s_i_aux[2]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.548     1.863    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     1.955    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.224%)  route 0.145ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.145     2.152    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.045     2.197 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.197    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X4Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.958    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.141     2.007 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.172     2.179    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y92          FDPE (Hold_fdpe_C_D)         0.070     1.936    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.610%)  route 0.430ns (72.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X2Y100         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDPE (Prop_fdpe_C_Q)         0.164     2.027 r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/Q
                         net (fo=1, routed)           0.430     2.457    u_reset_sync_7_37mhz/p_0_in[7]
    SLICE_X3Y99          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.878     2.421    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X3Y99          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                         clock pessimism             -0.278     2.142    
    SLICE_X3Y99          FDPE (Hold_fdpe_C_D)         0.070     2.212    u_reset_sync_7_37mhz/s_rst_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.141     2.007 r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.174     2.181    u_reset_sync_7_37mhz/p_0_in[11]
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y92          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X4Y92          FDPE (Hold_fdpe_C_D)         0.066     1.932    u_reset_sync_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y34     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X2Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y87      u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y87      u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X5Y87      u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X3Y99      u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y98      u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y87      u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X6Y87      u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X5Y87      u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X1Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X4Y92      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk50khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.031ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk50khz rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.124ns (9.828%)  route 1.138ns (90.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 30.973 - 25.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.707     6.325    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.138     7.919    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y110         LUT2 (Prop_lut2_I1_O)        0.124     8.043 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.043    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.587    30.973    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y110         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.205    
                         clock uncertainty           -0.160    31.045    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.029    31.074    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 23.031    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@10025.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        1.237ns  (logic 0.124ns (10.025%)  route 1.113ns (89.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 10030.975 - 10025.001 ) 
    Source Clock Delay      (SCD):    6.781ns = ( 10006.782 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 10001.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 10002.716    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 10002.804 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 10004.523    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 10004.619 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.707 10006.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456 10006.782 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.113 10007.896    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124 10008.020 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000 10008.020    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y108         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10025.001 10025.001 r  
    E3                                                0.000 10025.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10025.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10026.412 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10027.574    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10027.657 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10029.296    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10029.387 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.588 10030.975    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232 10031.207    
                         clock uncertainty           -0.160 10031.047    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.031 10031.078    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                      10031.077    
                         arrival time                       -10008.019    
  -------------------------------------------------------------------
                         slack                                 23.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.568ns  (logic 0.045ns (7.916%)  route 0.524ns (92.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 10002.413 - 10000.001 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 10002.003 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.596 10001.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141 10002.003 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.524 10002.526    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y110         LUT2 (Prop_lut2_I1_O)        0.045 10002.571 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000 10002.571    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.869 10002.413    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y110         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278 10002.135    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091 10002.226    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                      -10002.226    
                         arrival time                       10002.571    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.576ns  (logic 0.045ns (7.816%)  route 0.531ns (92.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10002.414 - 10000.001 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 10002.003 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.596 10001.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141 10002.003 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.531 10002.534    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.045 10002.579 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000 10002.579    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y108         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.870 10002.414    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278 10002.136    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092 10002.228    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                      -10002.228    
                         arrival time                       10002.578    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.101ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.124ns (10.391%)  route 1.069ns (89.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 30.978 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.069     7.855    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.979 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.979    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.591    30.978    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.210    
                         clock uncertainty           -0.160    31.049    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.031    31.080    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.080    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 23.101    

Slack (MET) :             23.244ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.124ns (11.782%)  route 0.928ns (88.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.928     7.714    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.838    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.593    30.980    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.031    31.082    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.082    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 23.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.558ns  (logic 0.045ns (8.058%)  route 0.513ns (91.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 102.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 101.999 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594   101.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141   101.999 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.513   102.513    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045   102.558 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.558    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.865   102.408    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.129    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092   102.221    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.221    
                         arrival time                         102.558    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.325%)  route 0.569ns (92.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 102.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 101.999 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594   101.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141   101.999 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.569   102.569    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.045   102.614 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.614    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X0Y72          FDRE                                         f  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.864   102.407    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278   102.128    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092   102.220    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.220    
                         arrival time                         102.614    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       10.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.011ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.487ns (35.396%)  route 0.888ns (64.604%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.888    16.375    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                 10.011    

Slack (MET) :             10.057ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.474ns (33.563%)  route 0.938ns (66.437%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.938    16.412    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.412    
  -------------------------------------------------------------------
                         slack                                 10.057    

Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.468ns (35.428%)  route 0.852ns (64.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.852    16.320    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.019    26.381    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.465ns (35.450%)  route 0.847ns (64.550%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.847    16.312    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.078ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.472ns (34.047%)  route 0.915ns (65.953%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           0.915    16.387    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.019    26.464    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.464    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 10.078    

Slack (MET) :             10.079ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.497ns (35.687%)  route 0.896ns (64.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.896    16.393    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.681    26.946    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.011    26.472    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.472    
                         arrival time                         -16.393    
  -------------------------------------------------------------------
                         slack                                 10.079    

Slack (MET) :             10.084ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.490ns (35.405%)  route 0.895ns (64.595%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           0.895    16.385    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.385    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.140ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.443ns (33.370%)  route 0.885ns (66.630%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 26.944 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.885    16.328    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.679    26.944    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.944    
                         clock uncertainty           -0.463    26.481    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.014    26.467    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.467    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 10.140    

Slack (MET) :             10.175ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_hldn_dq3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.454ns (38.465%)  route 0.727ns (61.535%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 26.856 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    U13                                               0.000    15.000 r  eio_pmod_sf3_hldn_dq3 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_hldn_dq3_IOBUF_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         0.454    15.454 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.727    16.181    u_pmod_sf3_custom_driver/eio_hldn_dq3_i
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.592    26.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/C
                         clock pessimism              0.000    26.856    
                         clock uncertainty           -0.463    26.394    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)       -0.038    26.356    u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.356    
                         arrival time                         -16.181    
  -------------------------------------------------------------------
                         slack                                 10.175    

Slack (MET) :             10.204ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.480ns (40.831%)  route 0.695ns (59.169%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 26.855 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_cipo_dq1_IOBUF_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.695    16.175    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.591    26.855    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.855    
                         clock uncertainty           -0.463    26.393    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.014    26.379    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.379    
                         arrival time                         -16.175    
  -------------------------------------------------------------------
                         slack                                 10.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_wrpn_dq2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.431ns (53.141%)  route 1.262ns (46.859%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    T13                                               0.000    10.000 r  eio_pmod_sf3_wrpn_dq2 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.262    12.693    u_pmod_sf3_custom_driver/eio_wrpn_dq2_i
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.243     7.031    u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.031    
                         arrival time                          12.693    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.695ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_hldn_dq3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.428ns (52.310%)  route 1.302ns (47.690%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    U13                                               0.000    10.000 r  eio_pmod_sf3_hldn_dq3 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_hldn_dq3_IOBUF_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         1.428    11.428 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.302    12.730    u_pmod_sf3_custom_driver/eio_hldn_dq3_i
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.246     7.034    u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.034    
                         arrival time                          12.730    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.727ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.445ns (53.371%)  route 1.262ns (46.629%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.262    12.707    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.706     6.325    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.325    
                         clock uncertainty            0.463     6.787    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.192     6.979    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.979    
                         arrival time                          12.707    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.453ns (53.317%)  route 1.272ns (46.683%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_cipo_dq1_IOBUF_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_cipo_dq1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.272    12.725    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.706     6.325    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y73          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.325    
                         clock uncertainty            0.463     6.787    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.196     6.983    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.725    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.792ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.417ns (47.905%)  route 1.541ns (52.095%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.957    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.892     6.511    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty            0.463     6.973    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.192     7.165    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.165    
                         arrival time                          12.957    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.889ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.446ns (47.486%)  route 1.599ns (52.514%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.599    13.044    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.180     7.155    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                          13.044    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.901ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.464ns (47.638%)  route 1.609ns (52.362%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.609    13.072    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.196     7.171    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.171    
                         arrival time                          13.072    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.908ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.470ns (47.701%)  route 1.612ns (52.299%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.612    13.082    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.894     6.513    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.199     7.174    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.174    
                         arrival time                          13.082    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.931ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.447ns (46.709%)  route 1.651ns (53.291%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.651    13.099    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.192     7.167    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.167    
                         arrival time                          13.099    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.957ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.438ns (48.941%)  route 1.501ns (51.059%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.501    12.939    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.192     6.982    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.982    
                         arrival time                          12.939    
  -------------------------------------------------------------------
                         slack                                  5.957    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 4.029ns (47.633%)  route 4.429ns (52.367%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.632     6.251    u_led_pwm_driver/i_clk
    SLICE_X14Y78         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.518     6.769 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           4.429    11.198    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.708 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    14.708    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 4.033ns (54.014%)  route 3.434ns (45.986%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.622     6.241    u_led_pwm_driver/i_clk
    SLICE_X54Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     6.759 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           3.434    10.192    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.707 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.707    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 4.036ns (55.813%)  route 3.195ns (44.187%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X60Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.195     9.962    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.479 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.479    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 4.026ns (58.071%)  route 2.907ns (41.929%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.709     6.328    u_led_pwm_driver/i_clk
    SLICE_X74Y83         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           2.907     9.753    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.261 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.261    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.971ns (56.820%)  route 3.018ns (43.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X57Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.018     9.702    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.218 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.218    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.218    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 3.986ns (57.620%)  route 2.931ns (42.380%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X59Y99         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     6.706 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           2.931     9.637    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.167 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.167    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  7.871    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 3.992ns (59.240%)  route 2.746ns (40.760%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.714     6.333    u_led_pwm_driver/i_clk
    SLICE_X77Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y88         FDRE (Prop_fdre_C_Q)         0.456     6.789 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           2.746     9.535    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.071 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.071    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 3.971ns (59.187%)  route 2.738ns (40.813%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.712     6.331    u_led_pwm_driver/i_clk
    SLICE_X81Y80         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.456     6.787 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.738     9.525    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.041 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.041    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_hldn_dq3
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 4.025ns (61.065%)  route 2.566ns (38.935%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.708     6.327    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           2.566     9.349    eio_pmod_sf3_hldn_dq3_IOBUF_inst/T
    U13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    12.918 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.918    eio_pmod_sf3_hldn_dq3
    U13                                                               r  eio_pmod_sf3_hldn_dq3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 3.991ns (61.038%)  route 2.547ns (38.962%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.718     6.337    u_led_pwm_driver/i_clk
    SLICE_X75Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_fdre_C_Q)         0.456     6.793 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.547     9.340    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    12.875 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.875    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.875    
  -------------------------------------------------------------------
                         slack                                  8.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_copi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.965ns (55.068%)  route 0.787ns (44.932%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           0.787     2.787    eio_pmod_sf3_copi_dq0_IOBUF_inst/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.611 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.611    eio_pmod_sf3_copi_dq0
    V12                                                               r  eio_pmod_sf3_copi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_cipo_dq1
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.965ns (54.446%)  route 0.807ns (45.554%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.591     1.855    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y75          FDRE                                         r  u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_sf3_custom_driver/eio_cipo_dq1_t_reg/Q
                         net (fo=1, routed)           0.807     2.804    eio_pmod_sf3_cipo_dq1_IOBUF_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.628 r  eio_pmod_sf3_cipo_dq1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.628    eio_pmod_sf3_cipo_dq1
    V10                                                               r  eio_pmod_sf3_cipo_dq1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.067ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 1.420ns (75.863%)  route 0.452ns (24.137%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_csn_o_reg/Q
                         net (fo=1, routed)           0.452     2.451    eo_pmod_sf3_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.730 r  eo_pmod_sf3_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.730    eo_pmod_sf3_csn
    U12                                                               r  eo_pmod_sf3_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_wrpn_dq2
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.965ns (50.645%)  route 0.940ns (49.355%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           0.940     2.940    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/T
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.764 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.764    eio_pmod_sf3_wrpn_dq2
    T13                                                               r  eio_pmod_sf3_wrpn_dq2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.126ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.381ns (71.629%)  route 0.547ns (28.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.547     2.549    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.789 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.789    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_hldn_dq3
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.965ns (49.382%)  route 0.989ns (50.618%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_copi_dq0_t_reg/Q
                         net (fo=3, routed)           0.989     2.988    eio_pmod_sf3_hldn_dq3_IOBUF_inst/T
    U13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.812 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.812    eio_pmod_sf3_hldn_dq3
    U13                                                               r  eio_pmod_sf3_hldn_dq3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.153ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 1.384ns (70.675%)  route 0.574ns (29.325%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.593     1.857    u_led_pwm_driver/i_clk
    SLICE_X79Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.574     2.573    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.816 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.182ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 1.410ns (71.000%)  route 0.576ns (29.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           0.576     2.575    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.845 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.845    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 1.386ns (69.461%)  route 0.609ns (30.539%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X75Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.609     2.603    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.848 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.848    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.203ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.376ns (68.659%)  route 0.628ns (31.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X1Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.628     2.631    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.866 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.866    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  3.203    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      106.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.916ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 3.979ns (53.992%)  route 3.390ns (46.008%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.720     6.339    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.390    10.185    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.707 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.707    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                106.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.364ns (57.726%)  route 0.999ns (42.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.864    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.999     3.005    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.228 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.228    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  1.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       16.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.775ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.456ns (7.998%)  route 5.246ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 30.943 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.631     6.250    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         5.246    11.951    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.557    30.943    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.254    
                         clock uncertainty           -0.160    31.094    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.726    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.726    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 16.775    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.456ns (8.654%)  route 4.813ns (91.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 30.938 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.631     6.250    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         4.813    11.519    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.552    30.938    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.249    
                         clock uncertainty           -0.160    31.089    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.721    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.721    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             19.957ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.456ns (18.033%)  route 2.073ns (81.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.631     6.250    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         2.073     8.778    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        1.567    30.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.264    
                         clock uncertainty           -0.160    31.104    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.736    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.736    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 19.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.141ns (12.558%)  route 0.982ns (87.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.565     1.829    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         0.982     2.952    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             2.880ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.141ns (5.952%)  route 2.228ns (94.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.565     1.829    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         2.228     4.198    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.876     2.419    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.141ns (5.526%)  route 2.411ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.565     1.829    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y87         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=950, routed)         2.411     4.381    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1707, routed)        0.881     2.424    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  3.058    





