#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  2 19:46:17 2025
# Process ID: 12936
# Current directory: C:/Users/User/Desktop/ELD LAB/Lab2_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10636 C:\Users\User\Desktop\ELD LAB\Lab2_hw\Lab2_hw.xpr
# Log file: C:/Users/User/Desktop/ELD LAB/Lab2_hw/vivado.log
# Journal file: C:/Users/User/Desktop/ELD LAB/Lab2_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 909.746 ; gain = 39.070
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip}
set_property -dict [list CONFIG.PRIMARY_PORT {clk_100m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.388} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {38.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {91.500} CONFIG.CLKOUT1_JITTER {488.138} CONFIG.CLKOUT1_PHASE_ERROR {316.473}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Tue Sep  2 19:52:24 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/clk_wiz_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.215 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files} -ipstatic_source_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v} w ]
add_files {{C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v} w ]
add_files {{C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir {c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip}
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {8}] [get_ips vio_0]
generate_target {instantiation_template} [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
generate_target all [get_files  {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}]
launch_runs -jobs 2 vio_0_synth_1
[Tue Sep  2 20:00:33 2025] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}] -directory {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files} -ipstatic_source_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new
file mkdir C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1
file mkdir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new}
close [ open {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep  2 20:02:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1/runme.log
[Tue Sep  2 20:02:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_8m}] [get_ips clk_wiz_0]
generate_target all [get_files  {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 2 clk_wiz_0_synth_1
[Tue Sep  2 20:05:49 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files} -ipstatic_source_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep  2 20:06:30 2025] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1/runme.log
[Tue Sep  2 20:06:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: vio_wrapper
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.273 ; gain = 165.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_wrapper' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_counter1' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (3#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter_8bit' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'counter_8bit' (4#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:21]
WARNING: [Synth 8-7023] instance 'c1' of module 'counter_8bit' has 4 connections declared, but only 3 given [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Top_counter1' (5#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'T2'. This will prevent further optimization [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'T1'. This will prevent further optimization [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'vio_wrapper' (6#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1508.078 ; gain = 206.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1508.078 ; gain = 206.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1508.078 ; gain = 206.523
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'T2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'T1/c3'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, T1/c3/inst/clkin1_ibufg, from the path connected to top-level port: clk_100m 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'T1/c3/clk_100m' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'K17' is not a valid site or package pin name. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:113]
Finished Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vio_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1648.000 ; gain = 346.445
26 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1648.000 ; gain = 474.195
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep  2 20:16:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {2}] [get_ips vio_0]
generate_target all [get_files  {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs -jobs 2 vio_0_synth_1
[Tue Sep  2 20:22:20 2025] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci}}] -directory {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files} -ipstatic_source_dir {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/modelsim} {questa=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/questa} {riviera=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep  2 20:24:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1/runme.log
[Tue Sep  2 20:24:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.500 ; gain = 25.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_wrapper' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_counter1' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/.Xil/Vivado-12936-DESKTOP-85HP5LG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (3#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter_8bit' [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'counter_8bit' (4#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Top_counter1' (5#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'T2'. This will prevent further optimization [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'T1'. This will prevent further optimization [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:35]
INFO: [Synth 8-6155] done synthesizing module 'vio_wrapper' (6#1) [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.934 ; gain = 62.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.934 ; gain = 62.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.934 ; gain = 62.273
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'T2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'T1/c3'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, T1/c3/inst/clkin1_ibufg, from the path connected to top-level port: clk_100m 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'T1/c3/clk_100m' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'K17' is not a valid site or package pin name. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:113]
Finished Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vio_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1859.074 ; gain = 105.414
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep  2 20:35:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1/runme.log
[Tue Sep  2 20:35:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/Top_counter1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/vio_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/clk_div_rtl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/new/counter_8bit.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property board_part digilentinc.com:zybo-z7-10:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg484-1' does not match with the device on the 'DIGILENTINC.COM:ZYBO-Z7-10:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:ZYBO-Z7-10:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z010clg400-1)
reset_run synth_1
reset_run clk_wiz_0_synth_1
reset_run vio_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-577] IP run clk_wiz_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run vio_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci

WARNING: [Project 1-576] IP 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' in run clk_wiz_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xci' in run vio_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Sep  2 20:44:45 2025] Launched clk_wiz_0_synth_1, vio_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/clk_wiz_0_synth_1/runme.log
vio_0_synth_1: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/vio_0_synth_1/runme.log
synth_1: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/synth_1/runme.log
[Tue Sep  2 20:44:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/runme.log
WARNING: [Vivado 12-4144] IP run clk_wiz_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run vio_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'T1/c3/inst'
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'T1/c3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
Finished Parsing XDC File [c:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'T2'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'K17' is not a valid site or package pin name. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc:113]
Finished Parsing XDC File [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.srcs/constrs_1/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vio_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.840 ; gain = 217.008
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:65420
disconnect_hw_server: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3347.918 ; gain = 1102.395
connect_hw_server -url 192.168.226.142:65420
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:65420
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210351A77B9BA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210351A77B9BA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.226.142:65420/xilinx_tcf/Digilent/210351A77B9BA
set_property PROGRAM.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/User/Desktop/ELD LAB/Lab2_hw/Lab2_hw.runs/impl_1/vio_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes count -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes up -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
commit_hw_vio [get_hw_probes {up} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes reset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
commit_hw_vio [get_hw_probes {reset} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
commit_hw_vio [get_hw_probes {reset} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes up -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
commit_hw_vio [get_hw_probes {up} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"T2"}]]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 20:55:19 2025...
