$date
  Sat May 06 18:56:01 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 1 ' z $end
$scope module multiplexer $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$var reg 1 . z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
0%
0&
1'
1(
0)
1*
0+
0,
0-
1.
#1000000
1%
0'
1,
0.
#2000000
0%
1&
1'
0,
1-
1.
#3000000
