// Seed: 1953604136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_11 = 0;
  output wire id_2;
  input wire id_1;
  logic id_9 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd12
) (
    input  tri0  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wand  id_4,
    output logic id_5,
    input  wand  id_6
);
  logic _id_8;
  logic [7:0][id_8 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_1 = id_8;
  union packed {
    logic id_10;
    logic id_11;
  } id_12 = -1;
  logic id_13;
  ;
  id_14 :
  assert property (@(posedge "" == id_12.id_11 or posedge 1) -1 - id_12.id_11 + -1)
    if (1 + 1) id_5 = id_12.id_11;
endmodule
