
DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001298  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001420  08001420  00011420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001460  08001460  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001460  08001460  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001460  08001460  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001460  08001460  00011460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001464  08001464  00011464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001468  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001474  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001474  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004fb5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f09  00000000  00000000  00024ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000520  00000000  00000000  00025f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000498  00000000  00000000  00026420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024214  00000000  00000000  000268b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004f08  00000000  00000000  0004aacc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df59f  00000000  00000000  0004f9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012ef73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012b4  00000000  00000000  0012efc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001408 	.word	0x08001408

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001408 	.word	0x08001408

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 f97c 	bl	80004ca <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f885 	bl	80002e0 <SystemClock_Config>
   * Configure SPI Pins		PA4 - SPI_1_NSS		PA5 - SPI_1_SCK
   * 						PA6 - SPI_1_MISO	PA7 - SPI_1_MOSI
   * follow order of configuring registers AFR, OTYPER, PUPDR, OSPEEDR, MODDER
   * to avoid a glitch is created on the output pin
   */
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 80001d6:	4b40      	ldr	r3, [pc, #256]	; (80002d8 <main+0x110>)
 80001d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001da:	4a3f      	ldr	r2, [pc, #252]	; (80002d8 <main+0x110>)
 80001dc:	f043 0301 	orr.w	r3, r3, #1
 80001e0:	64d3      	str	r3, [r2, #76]	; 0x4c
  GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL4 | GPIO_AFRL_AFSEL5 |		// mask AF selection
 80001e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001e6:	6a1b      	ldr	r3, [r3, #32]
 80001e8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80001ec:	b29b      	uxth	r3, r3
 80001ee:	6213      	str	r3, [r2, #32]
		  	  	  	  GPIO_AFRL_AFSEL6 | GPIO_AFRL_AFSEL7);
  GPIOA->AFR[0] |= ((5 << GPIO_AFRL_AFSEL4_Pos) |				// select SPI_1 (AF5)
 80001f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001f4:	6a1b      	ldr	r3, [r3, #32]
 80001f6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80001fa:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 80001fe:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 8000202:	6213      	str	r3, [r2, #32]
  		  	  	    (5 << GPIO_AFRL_AFSEL5_Pos) |
				    (5 << GPIO_AFRL_AFSEL6_Pos) |
				    (5 << GPIO_AFRL_AFSEL7_Pos));
  GPIOA->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 |		// push-pull output
 8000204:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000208:	685b      	ldr	r3, [r3, #4]
 800020a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800020e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000212:	6053      	str	r3, [r2, #4]
		  	  	  	  GPIO_OTYPER_OT6 | GPIO_OTYPER_OT7);
  GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD4 | GPIO_PUPDR_PUPD5 |		// no pull ups or pull downs
 8000214:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000218:	68db      	ldr	r3, [r3, #12]
 800021a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800021e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000222:	60d3      	str	r3, [r2, #12]
		  	  	  	GPIO_PUPDR_PUPD6 | GPIO_PUPDR_PUPD7);
  GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED4 | 					// low speed
 8000224:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800022e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000232:	6093      	str	r3, [r2, #8]
		  	  	  	  GPIO_OSPEEDR_OSPEED5 |
					  GPIO_OSPEEDR_OSPEED6 |
					  GPIO_OSPEEDR_OSPEED7);
  GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 |		// mask function
 8000234:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800023e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000242:	6013      	str	r3, [r2, #0]
		  	  	  	GPIO_MODER_MODE6 | GPIO_MODER_MODE7);
  GPIOA->MODER |= (GPIO_MODER_MODE4_1 | GPIO_MODER_MODE5_1 |	// enable alternate function
 8000244:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800024e:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8000252:	6013      	str	r3, [r2, #0]
		  	  	   GPIO_MODER_MODE6_1 | GPIO_MODER_MODE7_1);
  // configure SPI 1
  RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);		// enable SPI1 clock
 8000254:	4b20      	ldr	r3, [pc, #128]	; (80002d8 <main+0x110>)
 8000256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000258:	4a1f      	ldr	r2, [pc, #124]	; (80002d8 <main+0x110>)
 800025a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800025e:	6613      	str	r3, [r2, #96]	; 0x60
  SPI1->CR1 = (SPI_CR1_MSTR);				// enable master mode, fck/2, hardware CS, MSB first, full duplex
 8000260:	4b1e      	ldr	r3, [pc, #120]	; (80002dc <main+0x114>)
 8000262:	2204      	movs	r2, #4
 8000264:	601a      	str	r2, [r3, #0]
  SPI1->CR2 = (SPI_CR2_SSOE |				// enable CS output
 8000266:	4b1d      	ldr	r3, [pc, #116]	; (80002dc <main+0x114>)
 8000268:	f640 720c 	movw	r2, #3852	; 0xf0c
 800026c:	605a      	str	r2, [r3, #4]
		  	   SPI_CR2_NSSP |				// create CS pulse
			   (0xF << SPI_CR2_DS_Pos));	// 16-bit data frames
  SPI1->CR1 |= (SPI_CR1_SPE);				// enable SPIâ€‹
 800026e:	4b1b      	ldr	r3, [pc, #108]	; (80002dc <main+0x114>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a1a      	ldr	r2, [pc, #104]	; (80002dc <main+0x114>)
 8000274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000278:	6013      	str	r3, [r2, #0]
  uint16_t spi_data0 = 0x3555;
 800027a:	f243 5355 	movw	r3, #13653	; 0x3555
 800027e:	80fb      	strh	r3, [r7, #6]
  uint16_t spi_data1 = 0x30F0;
 8000280:	f243 03f0 	movw	r3, #12528	; 0x30f0
 8000284:	80bb      	strh	r3, [r7, #4]
  uint16_t temp;
  while (1)
  {
	  while(!(SPI1->SR & SPI_SR_TXE));		// ensure room in TXFIFO before writing
 8000286:	bf00      	nop
 8000288:	4b14      	ldr	r3, [pc, #80]	; (80002dc <main+0x114>)
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	f003 0302 	and.w	r3, r3, #2
 8000290:	2b00      	cmp	r3, #0
 8000292:	d0f9      	beq.n	8000288 <main+0xc0>
	  SPI1->DR = spi_data0;
 8000294:	4a11      	ldr	r2, [pc, #68]	; (80002dc <main+0x114>)
 8000296:	88fb      	ldrh	r3, [r7, #6]
 8000298:	60d3      	str	r3, [r2, #12]
	  while(!(SPI1->SR & SPI_SR_RXNE)); 	// wait to receive 16-bits
 800029a:	bf00      	nop
 800029c:	4b0f      	ldr	r3, [pc, #60]	; (80002dc <main+0x114>)
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	f003 0301 	and.w	r3, r3, #1
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d0f9      	beq.n	800029c <main+0xd4>
	  temp = SPI1->DR;						// clear RX FIFO
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <main+0x114>)
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	807b      	strh	r3, [r7, #2]
	  while(!(SPI1->SR & SPI_SR_TXE));		// ensure room in TXFIFO before writing
 80002ae:	bf00      	nop
 80002b0:	4b0a      	ldr	r3, [pc, #40]	; (80002dc <main+0x114>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	f003 0302 	and.w	r3, r3, #2
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d0f9      	beq.n	80002b0 <main+0xe8>
	  SPI1->DR = spi_data1;
 80002bc:	4a07      	ldr	r2, [pc, #28]	; (80002dc <main+0x114>)
 80002be:	88bb      	ldrh	r3, [r7, #4]
 80002c0:	60d3      	str	r3, [r2, #12]
	  while(!(SPI1->SR & SPI_SR_RXNE));
 80002c2:	bf00      	nop
 80002c4:	4b05      	ldr	r3, [pc, #20]	; (80002dc <main+0x114>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	f003 0301 	and.w	r3, r3, #1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d0f9      	beq.n	80002c4 <main+0xfc>
	  //while(((SPI1->SR & SPI_SR_FRLVL_Msk) >> SPI_SR_FRLVL_Pos) != 0x02 ); // wait to receive 16-bits
	  temp = SPI1->DR;						// clear RX FIFO
 80002d0:	4b02      	ldr	r3, [pc, #8]	; (80002dc <main+0x114>)
 80002d2:	68db      	ldr	r3, [r3, #12]
 80002d4:	807b      	strh	r3, [r7, #2]
	  while(!(SPI1->SR & SPI_SR_TXE));		// ensure room in TXFIFO before writing
 80002d6:	e7d6      	b.n	8000286 <main+0xbe>
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40013000 	.word	0x40013000

080002e0 <SystemClock_Config>:
  }
}
void SystemClock_Config(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b096      	sub	sp, #88	; 0x58
 80002e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002e6:	f107 0314 	add.w	r3, r7, #20
 80002ea:	2244      	movs	r2, #68	; 0x44
 80002ec:	2100      	movs	r1, #0
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 f882 	bl	80013f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f4:	463b      	mov	r3, r7
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]
 8000300:	611a      	str	r2, [r3, #16]
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000302:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000306:	f000 fa49 	bl	800079c <HAL_PWREx_ControlVoltageScaling>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000310:	f000 f82c 	bl	800036c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000314:	2310      	movs	r3, #16
 8000316:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000318:	2301      	movs	r3, #1
 800031a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800031c:	2300      	movs	r3, #0
 800031e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000320:	2360      	movs	r3, #96	; 0x60
 8000322:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000324:	2300      	movs	r3, #0
 8000326:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	4618      	mov	r0, r3
 800032e:	f000 fa8b 	bl	8000848 <HAL_RCC_OscConfig>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000338:	f000 f818 	bl	800036c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033c:	230f      	movs	r3, #15
 800033e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000340:	2300      	movs	r3, #0
 8000342:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000344:	2300      	movs	r3, #0
 8000346:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	613b      	str	r3, [r7, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000350:	463b      	mov	r3, r7
 8000352:	2100      	movs	r1, #0
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fe5d 	bl	8001014 <HAL_RCC_ClockConfig>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000360:	f000 f804 	bl	800036c <Error_Handler>
  }
}
 8000364:	bf00      	nop
 8000366:	3758      	adds	r7, #88	; 0x58
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}

0800036c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	e7fe      	b.n	8000374 <Error_Handler+0x8>
	...

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800037e:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <HAL_MspInit+0x44>)
 8000380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000382:	4a0e      	ldr	r2, [pc, #56]	; (80003bc <HAL_MspInit+0x44>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6613      	str	r3, [r2, #96]	; 0x60
 800038a:	4b0c      	ldr	r3, [pc, #48]	; (80003bc <HAL_MspInit+0x44>)
 800038c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	607b      	str	r3, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4b09      	ldr	r3, [pc, #36]	; (80003bc <HAL_MspInit+0x44>)
 8000398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800039a:	4a08      	ldr	r2, [pc, #32]	; (80003bc <HAL_MspInit+0x44>)
 800039c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a0:	6593      	str	r3, [r2, #88]	; 0x58
 80003a2:	4b06      	ldr	r3, [pc, #24]	; (80003bc <HAL_MspInit+0x44>)
 80003a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003aa:	603b      	str	r3, [r7, #0]
 80003ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ae:	bf00      	nop
 80003b0:	370c      	adds	r7, #12
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	40021000 	.word	0x40021000

080003c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <NMI_Handler+0x4>

080003c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c6:	b480      	push	{r7}
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ca:	e7fe      	b.n	80003ca <HardFault_Handler+0x4>

080003cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d0:	e7fe      	b.n	80003d0 <MemManage_Handler+0x4>

080003d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d2:	b480      	push	{r7}
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d6:	e7fe      	b.n	80003d6 <BusFault_Handler+0x4>

080003d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003dc:	e7fe      	b.n	80003dc <UsageFault_Handler+0x4>

080003de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003de:	b480      	push	{r7}
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ea:	4770      	bx	lr

080003ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr

080003fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr

08000408 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800040c:	f000 f8b2 	bl	8000574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	bd80      	pop	{r7, pc}

08000414 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000418:	4b15      	ldr	r3, [pc, #84]	; (8000470 <SystemInit+0x5c>)
 800041a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800041e:	4a14      	ldr	r2, [pc, #80]	; (8000470 <SystemInit+0x5c>)
 8000420:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <SystemInit+0x60>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a11      	ldr	r2, [pc, #68]	; (8000474 <SystemInit+0x60>)
 800042e:	f043 0301 	orr.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <SystemInit+0x60>)
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800043a:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <SystemInit+0x60>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4a0d      	ldr	r2, [pc, #52]	; (8000474 <SystemInit+0x60>)
 8000440:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000444:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000448:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800044a:	4b0a      	ldr	r3, [pc, #40]	; (8000474 <SystemInit+0x60>)
 800044c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000450:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000452:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SystemInit+0x60>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a07      	ldr	r2, [pc, #28]	; (8000474 <SystemInit+0x60>)
 8000458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800045c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SystemInit+0x60>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	e000ed00 	.word	0xe000ed00
 8000474:	40021000 	.word	0x40021000

08000478 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800047c:	f7ff ffca 	bl	8000414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000480:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000482:	e003      	b.n	800048c <LoopCopyDataInit>

08000484 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000486:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000488:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800048a:	3104      	adds	r1, #4

0800048c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800048c:	480a      	ldr	r0, [pc, #40]	; (80004b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000490:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000492:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000494:	d3f6      	bcc.n	8000484 <CopyDataInit>
	ldr	r2, =_sbss
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000498:	e002      	b.n	80004a0 <LoopFillZerobss>

0800049a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800049a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800049c:	f842 3b04 	str.w	r3, [r2], #4

080004a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <LoopForever+0x16>)
	cmp	r2, r3
 80004a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80004a4:	d3f9      	bcc.n	800049a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004a6:	f000 ff83 	bl	80013b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004aa:	f7ff fe8d 	bl	80001c8 <main>

080004ae <LoopForever>:

LoopForever:
    b LoopForever
 80004ae:	e7fe      	b.n	80004ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004b0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80004b4:	08001468 	.word	0x08001468
	ldr	r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80004bc:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80004c0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80004c4:	2000002c 	.word	0x2000002c

080004c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC1_2_IRQHandler>

080004ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ca:	b580      	push	{r7, lr}
 80004cc:	b082      	sub	sp, #8
 80004ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004d0:	2300      	movs	r3, #0
 80004d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004d4:	2003      	movs	r0, #3
 80004d6:	f000 f91f 	bl	8000718 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004da:	200f      	movs	r0, #15
 80004dc:	f000 f80e 	bl	80004fc <HAL_InitTick>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	71fb      	strb	r3, [r7, #7]
 80004ea:	e001      	b.n	80004f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004ec:	f7ff ff44 	bl	8000378 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004f0:	79fb      	ldrb	r3, [r7, #7]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
	...

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000504:	2300      	movs	r3, #0
 8000506:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000508:	4b17      	ldr	r3, [pc, #92]	; (8000568 <HAL_InitTick+0x6c>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d023      	beq.n	8000558 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000510:	4b16      	ldr	r3, [pc, #88]	; (800056c <HAL_InitTick+0x70>)
 8000512:	681a      	ldr	r2, [r3, #0]
 8000514:	4b14      	ldr	r3, [pc, #80]	; (8000568 <HAL_InitTick+0x6c>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	4619      	mov	r1, r3
 800051a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800051e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000522:	fbb2 f3f3 	udiv	r3, r2, r3
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f91d 	bl	8000766 <HAL_SYSTICK_Config>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d10f      	bne.n	8000552 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2b0f      	cmp	r3, #15
 8000536:	d809      	bhi.n	800054c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000538:	2200      	movs	r2, #0
 800053a:	6879      	ldr	r1, [r7, #4]
 800053c:	f04f 30ff 	mov.w	r0, #4294967295
 8000540:	f000 f8f5 	bl	800072e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000544:	4a0a      	ldr	r2, [pc, #40]	; (8000570 <HAL_InitTick+0x74>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6013      	str	r3, [r2, #0]
 800054a:	e007      	b.n	800055c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800054c:	2301      	movs	r3, #1
 800054e:	73fb      	strb	r3, [r7, #15]
 8000550:	e004      	b.n	800055c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000552:	2301      	movs	r3, #1
 8000554:	73fb      	strb	r3, [r7, #15]
 8000556:	e001      	b.n	800055c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000558:	2301      	movs	r3, #1
 800055a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800055c:	7bfb      	ldrb	r3, [r7, #15]
}
 800055e:	4618      	mov	r0, r3
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000008 	.word	0x20000008
 800056c:	20000000 	.word	0x20000000
 8000570:	20000004 	.word	0x20000004

08000574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <HAL_IncTick+0x20>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	461a      	mov	r2, r3
 800057e:	4b06      	ldr	r3, [pc, #24]	; (8000598 <HAL_IncTick+0x24>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4413      	add	r3, r2
 8000584:	4a04      	ldr	r2, [pc, #16]	; (8000598 <HAL_IncTick+0x24>)
 8000586:	6013      	str	r3, [r2, #0]
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000008 	.word	0x20000008
 8000598:	20000028 	.word	0x20000028

0800059c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  return uwTick;
 80005a0:	4b03      	ldr	r3, [pc, #12]	; (80005b0 <HAL_GetTick+0x14>)
 80005a2:	681b      	ldr	r3, [r3, #0]
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000028 	.word	0x20000028

080005b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f003 0307 	and.w	r3, r3, #7
 80005c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c4:	4b0c      	ldr	r3, [pc, #48]	; (80005f8 <__NVIC_SetPriorityGrouping+0x44>)
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ca:	68ba      	ldr	r2, [r7, #8]
 80005cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005d0:	4013      	ands	r3, r2
 80005d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005e6:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <__NVIC_SetPriorityGrouping+0x44>)
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	60d3      	str	r3, [r2, #12]
}
 80005ec:	bf00      	nop
 80005ee:	3714      	adds	r7, #20
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <__NVIC_GetPriorityGrouping+0x18>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	0a1b      	lsrs	r3, r3, #8
 8000606:	f003 0307 	and.w	r3, r3, #7
}
 800060a:	4618      	mov	r0, r3
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	6039      	str	r1, [r7, #0]
 8000622:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000628:	2b00      	cmp	r3, #0
 800062a:	db0a      	blt.n	8000642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	b2da      	uxtb	r2, r3
 8000630:	490c      	ldr	r1, [pc, #48]	; (8000664 <__NVIC_SetPriority+0x4c>)
 8000632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000636:	0112      	lsls	r2, r2, #4
 8000638:	b2d2      	uxtb	r2, r2
 800063a:	440b      	add	r3, r1
 800063c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000640:	e00a      	b.n	8000658 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	b2da      	uxtb	r2, r3
 8000646:	4908      	ldr	r1, [pc, #32]	; (8000668 <__NVIC_SetPriority+0x50>)
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	f003 030f 	and.w	r3, r3, #15
 800064e:	3b04      	subs	r3, #4
 8000650:	0112      	lsls	r2, r2, #4
 8000652:	b2d2      	uxtb	r2, r2
 8000654:	440b      	add	r3, r1
 8000656:	761a      	strb	r2, [r3, #24]
}
 8000658:	bf00      	nop
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	e000e100 	.word	0xe000e100
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800066c:	b480      	push	{r7}
 800066e:	b089      	sub	sp, #36	; 0x24
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f003 0307 	and.w	r3, r3, #7
 800067e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000680:	69fb      	ldr	r3, [r7, #28]
 8000682:	f1c3 0307 	rsb	r3, r3, #7
 8000686:	2b04      	cmp	r3, #4
 8000688:	bf28      	it	cs
 800068a:	2304      	movcs	r3, #4
 800068c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3304      	adds	r3, #4
 8000692:	2b06      	cmp	r3, #6
 8000694:	d902      	bls.n	800069c <NVIC_EncodePriority+0x30>
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	3b03      	subs	r3, #3
 800069a:	e000      	b.n	800069e <NVIC_EncodePriority+0x32>
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a0:	f04f 32ff 	mov.w	r2, #4294967295
 80006a4:	69bb      	ldr	r3, [r7, #24]
 80006a6:	fa02 f303 	lsl.w	r3, r2, r3
 80006aa:	43da      	mvns	r2, r3
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	401a      	ands	r2, r3
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b4:	f04f 31ff 	mov.w	r1, #4294967295
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	fa01 f303 	lsl.w	r3, r1, r3
 80006be:	43d9      	mvns	r1, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c4:	4313      	orrs	r3, r2
         );
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3724      	adds	r7, #36	; 0x24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr
	...

080006d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3b01      	subs	r3, #1
 80006e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006e4:	d301      	bcc.n	80006ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006e6:	2301      	movs	r3, #1
 80006e8:	e00f      	b.n	800070a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <SysTick_Config+0x40>)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f2:	210f      	movs	r1, #15
 80006f4:	f04f 30ff 	mov.w	r0, #4294967295
 80006f8:	f7ff ff8e 	bl	8000618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	4b05      	ldr	r3, [pc, #20]	; (8000714 <SysTick_Config+0x40>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <SysTick_Config+0x40>)
 8000704:	2207      	movs	r2, #7
 8000706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000708:	2300      	movs	r3, #0
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	e000e010 	.word	0xe000e010

08000718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff47 	bl	80005b4 <__NVIC_SetPriorityGrouping>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b086      	sub	sp, #24
 8000732:	af00      	add	r7, sp, #0
 8000734:	4603      	mov	r3, r0
 8000736:	60b9      	str	r1, [r7, #8]
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000740:	f7ff ff5c 	bl	80005fc <__NVIC_GetPriorityGrouping>
 8000744:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	68b9      	ldr	r1, [r7, #8]
 800074a:	6978      	ldr	r0, [r7, #20]
 800074c:	f7ff ff8e 	bl	800066c <NVIC_EncodePriority>
 8000750:	4602      	mov	r2, r0
 8000752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000756:	4611      	mov	r1, r2
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff ff5d 	bl	8000618 <__NVIC_SetPriority>
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
 800076c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff ffb0 	bl	80006d4 <SysTick_Config>
 8000774:	4603      	mov	r3, r0
}
 8000776:	4618      	mov	r0, r3
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <HAL_PWREx_GetVoltageRange+0x18>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800078c:	4618      	mov	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	40007000 	.word	0x40007000

0800079c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80007aa:	d130      	bne.n	800080e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80007ac:	4b23      	ldr	r3, [pc, #140]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80007b8:	d038      	beq.n	800082c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007ba:	4b20      	ldr	r3, [pc, #128]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007c2:	4a1e      	ldr	r2, [pc, #120]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2232      	movs	r2, #50	; 0x32
 80007d0:	fb02 f303 	mul.w	r3, r2, r3
 80007d4:	4a1b      	ldr	r2, [pc, #108]	; (8000844 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80007d6:	fba2 2303 	umull	r2, r3, r2, r3
 80007da:	0c9b      	lsrs	r3, r3, #18
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007e0:	e002      	b.n	80007e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	3b01      	subs	r3, #1
 80007e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007f4:	d102      	bne.n	80007fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1f2      	bne.n	80007e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000808:	d110      	bne.n	800082c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800080a:	2303      	movs	r3, #3
 800080c:	e00f      	b.n	800082e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800080e:	4b0b      	ldr	r3, [pc, #44]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800081a:	d007      	beq.n	800082c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800081c:	4b07      	ldr	r3, [pc, #28]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000824:	4a05      	ldr	r2, [pc, #20]	; (800083c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000826:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800082a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3714      	adds	r7, #20
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	40007000 	.word	0x40007000
 8000840:	20000000 	.word	0x20000000
 8000844:	431bde83 	.word	0x431bde83

08000848 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b088      	sub	sp, #32
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d101      	bne.n	800085a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
 8000858:	e3d4      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800085a:	4ba1      	ldr	r3, [pc, #644]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 800085c:	689b      	ldr	r3, [r3, #8]
 800085e:	f003 030c 	and.w	r3, r3, #12
 8000862:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000864:	4b9e      	ldr	r3, [pc, #632]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	f003 0303 	and.w	r3, r3, #3
 800086c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f003 0310 	and.w	r3, r3, #16
 8000876:	2b00      	cmp	r3, #0
 8000878:	f000 80e4 	beq.w	8000a44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800087c:	69bb      	ldr	r3, [r7, #24]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d007      	beq.n	8000892 <HAL_RCC_OscConfig+0x4a>
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	2b0c      	cmp	r3, #12
 8000886:	f040 808b 	bne.w	80009a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	2b01      	cmp	r3, #1
 800088e:	f040 8087 	bne.w	80009a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000892:	4b93      	ldr	r3, [pc, #588]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <HAL_RCC_OscConfig+0x62>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	699b      	ldr	r3, [r3, #24]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d101      	bne.n	80008aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e3ac      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6a1a      	ldr	r2, [r3, #32]
 80008ae:	4b8c      	ldr	r3, [pc, #560]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f003 0308 	and.w	r3, r3, #8
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d004      	beq.n	80008c4 <HAL_RCC_OscConfig+0x7c>
 80008ba:	4b89      	ldr	r3, [pc, #548]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008c2:	e005      	b.n	80008d0 <HAL_RCC_OscConfig+0x88>
 80008c4:	4b86      	ldr	r3, [pc, #536]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80008ca:	091b      	lsrs	r3, r3, #4
 80008cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d223      	bcs.n	800091c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6a1b      	ldr	r3, [r3, #32]
 80008d8:	4618      	mov	r0, r3
 80008da:	f000 fd09 	bl	80012f0 <RCC_SetFlashLatencyFromMSIRange>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80008e4:	2301      	movs	r3, #1
 80008e6:	e38d      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008e8:	4b7d      	ldr	r3, [pc, #500]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a7c      	ldr	r2, [pc, #496]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008ee:	f043 0308 	orr.w	r3, r3, #8
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	4b7a      	ldr	r3, [pc, #488]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6a1b      	ldr	r3, [r3, #32]
 8000900:	4977      	ldr	r1, [pc, #476]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000902:	4313      	orrs	r3, r2
 8000904:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000906:	4b76      	ldr	r3, [pc, #472]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	021b      	lsls	r3, r3, #8
 8000914:	4972      	ldr	r1, [pc, #456]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000916:	4313      	orrs	r3, r2
 8000918:	604b      	str	r3, [r1, #4]
 800091a:	e025      	b.n	8000968 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800091c:	4b70      	ldr	r3, [pc, #448]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a6f      	ldr	r2, [pc, #444]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000922:	f043 0308 	orr.w	r3, r3, #8
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	4b6d      	ldr	r3, [pc, #436]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6a1b      	ldr	r3, [r3, #32]
 8000934:	496a      	ldr	r1, [pc, #424]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000936:	4313      	orrs	r3, r2
 8000938:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800093a:	4b69      	ldr	r3, [pc, #420]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	69db      	ldr	r3, [r3, #28]
 8000946:	021b      	lsls	r3, r3, #8
 8000948:	4965      	ldr	r1, [pc, #404]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 800094a:	4313      	orrs	r3, r2
 800094c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800094e:	69bb      	ldr	r3, [r7, #24]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d109      	bne.n	8000968 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6a1b      	ldr	r3, [r3, #32]
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fcc9 	bl	80012f0 <RCC_SetFlashLatencyFromMSIRange>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
 8000966:	e34d      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000968:	f000 fc36 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 800096c:	4602      	mov	r2, r0
 800096e:	4b5c      	ldr	r3, [pc, #368]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	f003 030f 	and.w	r3, r3, #15
 8000978:	495a      	ldr	r1, [pc, #360]	; (8000ae4 <HAL_RCC_OscConfig+0x29c>)
 800097a:	5ccb      	ldrb	r3, [r1, r3]
 800097c:	f003 031f 	and.w	r3, r3, #31
 8000980:	fa22 f303 	lsr.w	r3, r2, r3
 8000984:	4a58      	ldr	r2, [pc, #352]	; (8000ae8 <HAL_RCC_OscConfig+0x2a0>)
 8000986:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000988:	4b58      	ldr	r3, [pc, #352]	; (8000aec <HAL_RCC_OscConfig+0x2a4>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fdb5 	bl	80004fc <HAL_InitTick>
 8000992:	4603      	mov	r3, r0
 8000994:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d052      	beq.n	8000a42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800099c:	7bfb      	ldrb	r3, [r7, #15]
 800099e:	e331      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d032      	beq.n	8000a0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80009a8:	4b4d      	ldr	r3, [pc, #308]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a4c      	ldr	r2, [pc, #304]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80009b4:	f7ff fdf2 	bl	800059c <HAL_GetTick>
 80009b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80009ba:	e008      	b.n	80009ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009bc:	f7ff fdee 	bl	800059c <HAL_GetTick>
 80009c0:	4602      	mov	r2, r0
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d901      	bls.n	80009ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80009ca:	2303      	movs	r3, #3
 80009cc:	e31a      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80009ce:	4b44      	ldr	r3, [pc, #272]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d0f0      	beq.n	80009bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009da:	4b41      	ldr	r3, [pc, #260]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a40      	ldr	r2, [pc, #256]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009e0:	f043 0308 	orr.w	r3, r3, #8
 80009e4:	6013      	str	r3, [r2, #0]
 80009e6:	4b3e      	ldr	r3, [pc, #248]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6a1b      	ldr	r3, [r3, #32]
 80009f2:	493b      	ldr	r1, [pc, #236]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009f4:	4313      	orrs	r3, r2
 80009f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009f8:	4b39      	ldr	r3, [pc, #228]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	69db      	ldr	r3, [r3, #28]
 8000a04:	021b      	lsls	r3, r3, #8
 8000a06:	4936      	ldr	r1, [pc, #216]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	604b      	str	r3, [r1, #4]
 8000a0c:	e01a      	b.n	8000a44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000a0e:	4b34      	ldr	r3, [pc, #208]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a33      	ldr	r2, [pc, #204]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a14:	f023 0301 	bic.w	r3, r3, #1
 8000a18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a1a:	f7ff fdbf 	bl	800059c <HAL_GetTick>
 8000a1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a20:	e008      	b.n	8000a34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a22:	f7ff fdbb 	bl	800059c <HAL_GetTick>
 8000a26:	4602      	mov	r2, r0
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d901      	bls.n	8000a34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000a30:	2303      	movs	r3, #3
 8000a32:	e2e7      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a34:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d1f0      	bne.n	8000a22 <HAL_RCC_OscConfig+0x1da>
 8000a40:	e000      	b.n	8000a44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d074      	beq.n	8000b3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000a50:	69bb      	ldr	r3, [r7, #24]
 8000a52:	2b08      	cmp	r3, #8
 8000a54:	d005      	beq.n	8000a62 <HAL_RCC_OscConfig+0x21a>
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	2b0c      	cmp	r3, #12
 8000a5a:	d10e      	bne.n	8000a7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	2b03      	cmp	r3, #3
 8000a60:	d10b      	bne.n	8000a7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a62:	4b1f      	ldr	r3, [pc, #124]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d064      	beq.n	8000b38 <HAL_RCC_OscConfig+0x2f0>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d160      	bne.n	8000b38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e2c4      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a82:	d106      	bne.n	8000a92 <HAL_RCC_OscConfig+0x24a>
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a15      	ldr	r2, [pc, #84]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a8e:	6013      	str	r3, [r2, #0]
 8000a90:	e01d      	b.n	8000ace <HAL_RCC_OscConfig+0x286>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a9a:	d10c      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x26e>
 8000a9c:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a0f      	ldr	r2, [pc, #60]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000aa2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a0c      	ldr	r2, [pc, #48]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000aae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ab2:	6013      	str	r3, [r2, #0]
 8000ab4:	e00b      	b.n	8000ace <HAL_RCC_OscConfig+0x286>
 8000ab6:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a09      	ldr	r2, [pc, #36]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000abc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ac0:	6013      	str	r3, [r2, #0]
 8000ac2:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <HAL_RCC_OscConfig+0x298>)
 8000ac8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000acc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d01c      	beq.n	8000b10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ad6:	f7ff fd61 	bl	800059c <HAL_GetTick>
 8000ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000adc:	e011      	b.n	8000b02 <HAL_RCC_OscConfig+0x2ba>
 8000ade:	bf00      	nop
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	08001420 	.word	0x08001420
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000af0:	f7ff fd54 	bl	800059c <HAL_GetTick>
 8000af4:	4602      	mov	r2, r0
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	2b64      	cmp	r3, #100	; 0x64
 8000afc:	d901      	bls.n	8000b02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000afe:	2303      	movs	r3, #3
 8000b00:	e280      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b02:	4baf      	ldr	r3, [pc, #700]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d0f0      	beq.n	8000af0 <HAL_RCC_OscConfig+0x2a8>
 8000b0e:	e014      	b.n	8000b3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b10:	f7ff fd44 	bl	800059c <HAL_GetTick>
 8000b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b16:	e008      	b.n	8000b2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b18:	f7ff fd40 	bl	800059c <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b64      	cmp	r3, #100	; 0x64
 8000b24:	d901      	bls.n	8000b2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000b26:	2303      	movs	r3, #3
 8000b28:	e26c      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b2a:	4ba5      	ldr	r3, [pc, #660]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d1f0      	bne.n	8000b18 <HAL_RCC_OscConfig+0x2d0>
 8000b36:	e000      	b.n	8000b3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d060      	beq.n	8000c08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	2b04      	cmp	r3, #4
 8000b4a:	d005      	beq.n	8000b58 <HAL_RCC_OscConfig+0x310>
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	2b0c      	cmp	r3, #12
 8000b50:	d119      	bne.n	8000b86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d116      	bne.n	8000b86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b58:	4b99      	ldr	r3, [pc, #612]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d005      	beq.n	8000b70 <HAL_RCC_OscConfig+0x328>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d101      	bne.n	8000b70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e249      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b70:	4b93      	ldr	r3, [pc, #588]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	691b      	ldr	r3, [r3, #16]
 8000b7c:	061b      	lsls	r3, r3, #24
 8000b7e:	4990      	ldr	r1, [pc, #576]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b80:	4313      	orrs	r3, r2
 8000b82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b84:	e040      	b.n	8000c08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d023      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b8e:	4b8c      	ldr	r3, [pc, #560]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a8b      	ldr	r2, [pc, #556]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b9a:	f7ff fcff 	bl	800059c <HAL_GetTick>
 8000b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ba0:	e008      	b.n	8000bb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ba2:	f7ff fcfb 	bl	800059c <HAL_GetTick>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d901      	bls.n	8000bb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	e227      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bb4:	4b82      	ldr	r3, [pc, #520]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d0f0      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc0:	4b7f      	ldr	r3, [pc, #508]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	691b      	ldr	r3, [r3, #16]
 8000bcc:	061b      	lsls	r3, r3, #24
 8000bce:	497c      	ldr	r1, [pc, #496]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	604b      	str	r3, [r1, #4]
 8000bd4:	e018      	b.n	8000c08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bd6:	4b7a      	ldr	r3, [pc, #488]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a79      	ldr	r2, [pc, #484]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000be2:	f7ff fcdb 	bl	800059c <HAL_GetTick>
 8000be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000be8:	e008      	b.n	8000bfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bea:	f7ff fcd7 	bl	800059c <HAL_GetTick>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d901      	bls.n	8000bfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	e203      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bfc:	4b70      	ldr	r3, [pc, #448]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1f0      	bne.n	8000bea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f003 0308 	and.w	r3, r3, #8
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d03c      	beq.n	8000c8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d01c      	beq.n	8000c56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c1c:	4b68      	ldr	r3, [pc, #416]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c22:	4a67      	ldr	r2, [pc, #412]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c24:	f043 0301 	orr.w	r3, r3, #1
 8000c28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c2c:	f7ff fcb6 	bl	800059c <HAL_GetTick>
 8000c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c32:	e008      	b.n	8000c46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c34:	f7ff fcb2 	bl	800059c <HAL_GetTick>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d901      	bls.n	8000c46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000c42:	2303      	movs	r3, #3
 8000c44:	e1de      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c46:	4b5e      	ldr	r3, [pc, #376]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d0ef      	beq.n	8000c34 <HAL_RCC_OscConfig+0x3ec>
 8000c54:	e01b      	b.n	8000c8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c56:	4b5a      	ldr	r3, [pc, #360]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c5c:	4a58      	ldr	r2, [pc, #352]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c5e:	f023 0301 	bic.w	r3, r3, #1
 8000c62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c66:	f7ff fc99 	bl	800059c <HAL_GetTick>
 8000c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c6c:	e008      	b.n	8000c80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c6e:	f7ff fc95 	bl	800059c <HAL_GetTick>
 8000c72:	4602      	mov	r2, r0
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d901      	bls.n	8000c80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	e1c1      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c80:	4b4f      	ldr	r3, [pc, #316]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1ef      	bne.n	8000c6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0304 	and.w	r3, r3, #4
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f000 80a6 	beq.w	8000de8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ca0:	4b47      	ldr	r3, [pc, #284]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d10d      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cac:	4b44      	ldr	r3, [pc, #272]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb0:	4a43      	ldr	r2, [pc, #268]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000cb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	6593      	str	r3, [r2, #88]	; 0x58
 8000cb8:	4b41      	ldr	r3, [pc, #260]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cc8:	4b3e      	ldr	r3, [pc, #248]	; (8000dc4 <HAL_RCC_OscConfig+0x57c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d118      	bne.n	8000d06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cd4:	4b3b      	ldr	r3, [pc, #236]	; (8000dc4 <HAL_RCC_OscConfig+0x57c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a3a      	ldr	r2, [pc, #232]	; (8000dc4 <HAL_RCC_OscConfig+0x57c>)
 8000cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce0:	f7ff fc5c 	bl	800059c <HAL_GetTick>
 8000ce4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ce8:	f7ff fc58 	bl	800059c <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e184      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cfa:	4b32      	ldr	r3, [pc, #200]	; (8000dc4 <HAL_RCC_OscConfig+0x57c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d0f0      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d108      	bne.n	8000d20 <HAL_RCC_OscConfig+0x4d8>
 8000d0e:	4b2c      	ldr	r3, [pc, #176]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d14:	4a2a      	ldr	r2, [pc, #168]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d1e:	e024      	b.n	8000d6a <HAL_RCC_OscConfig+0x522>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	2b05      	cmp	r3, #5
 8000d26:	d110      	bne.n	8000d4a <HAL_RCC_OscConfig+0x502>
 8000d28:	4b25      	ldr	r3, [pc, #148]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d2e:	4a24      	ldr	r2, [pc, #144]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d30:	f043 0304 	orr.w	r3, r3, #4
 8000d34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d38:	4b21      	ldr	r3, [pc, #132]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d3e:	4a20      	ldr	r2, [pc, #128]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d48:	e00f      	b.n	8000d6a <HAL_RCC_OscConfig+0x522>
 8000d4a:	4b1d      	ldr	r3, [pc, #116]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d50:	4a1b      	ldr	r2, [pc, #108]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d52:	f023 0301 	bic.w	r3, r3, #1
 8000d56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d5a:	4b19      	ldr	r3, [pc, #100]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d60:	4a17      	ldr	r2, [pc, #92]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d62:	f023 0304 	bic.w	r3, r3, #4
 8000d66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d016      	beq.n	8000da0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d72:	f7ff fc13 	bl	800059c <HAL_GetTick>
 8000d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d78:	e00a      	b.n	8000d90 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d7a:	f7ff fc0f 	bl	800059c <HAL_GetTick>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e139      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d90:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <HAL_RCC_OscConfig+0x578>)
 8000d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d0ed      	beq.n	8000d7a <HAL_RCC_OscConfig+0x532>
 8000d9e:	e01a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000da0:	f7ff fbfc 	bl	800059c <HAL_GetTick>
 8000da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000da6:	e00f      	b.n	8000dc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da8:	f7ff fbf8 	bl	800059c <HAL_GetTick>
 8000dac:	4602      	mov	r2, r0
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d906      	bls.n	8000dc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e122      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
 8000dbe:	bf00      	nop
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000dc8:	4b90      	ldr	r3, [pc, #576]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1e8      	bne.n	8000da8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000dd6:	7ffb      	ldrb	r3, [r7, #31]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d105      	bne.n	8000de8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ddc:	4b8b      	ldr	r3, [pc, #556]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de0:	4a8a      	ldr	r2, [pc, #552]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000de2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000de6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 8108 	beq.w	8001002 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	f040 80d0 	bne.w	8000f9c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000dfc:	4b83      	ldr	r3, [pc, #524]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f003 0203 	and.w	r2, r3, #3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d130      	bne.n	8000e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d127      	bne.n	8000e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d11f      	bne.n	8000e72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e3c:	2a07      	cmp	r2, #7
 8000e3e:	bf14      	ite	ne
 8000e40:	2201      	movne	r2, #1
 8000e42:	2200      	moveq	r2, #0
 8000e44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d113      	bne.n	8000e72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	3b01      	subs	r3, #1
 8000e58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d109      	bne.n	8000e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e68:	085b      	lsrs	r3, r3, #1
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d06e      	beq.n	8000f50 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2b0c      	cmp	r3, #12
 8000e76:	d069      	beq.n	8000f4c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000e78:	4b64      	ldr	r3, [pc, #400]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d105      	bne.n	8000e90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000e84:	4b61      	ldr	r3, [pc, #388]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e0b7      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000e94:	4b5d      	ldr	r3, [pc, #372]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a5c      	ldr	r2, [pc, #368]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000ea0:	f7ff fb7c 	bl	800059c <HAL_GetTick>
 8000ea4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ea6:	e008      	b.n	8000eba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ea8:	f7ff fb78 	bl	800059c <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d901      	bls.n	8000eba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	e0a4      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000eba:	4b54      	ldr	r3, [pc, #336]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1f0      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ec6:	4b51      	ldr	r3, [pc, #324]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	4b51      	ldr	r3, [pc, #324]	; (8001010 <HAL_RCC_OscConfig+0x7c8>)
 8000ecc:	4013      	ands	r3, r2
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	0112      	lsls	r2, r2, #4
 8000eda:	4311      	orrs	r1, r2
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ee0:	0212      	lsls	r2, r2, #8
 8000ee2:	4311      	orrs	r1, r2
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000ee8:	0852      	lsrs	r2, r2, #1
 8000eea:	3a01      	subs	r2, #1
 8000eec:	0552      	lsls	r2, r2, #21
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000ef4:	0852      	lsrs	r2, r2, #1
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	0652      	lsls	r2, r2, #25
 8000efa:	4311      	orrs	r1, r2
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000f00:	0912      	lsrs	r2, r2, #4
 8000f02:	0452      	lsls	r2, r2, #17
 8000f04:	430a      	orrs	r2, r1
 8000f06:	4941      	ldr	r1, [pc, #260]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000f0c:	4b3f      	ldr	r3, [pc, #252]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a3e      	ldr	r2, [pc, #248]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f18:	4b3c      	ldr	r3, [pc, #240]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	4a3b      	ldr	r2, [pc, #236]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f24:	f7ff fb3a 	bl	800059c <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2c:	f7ff fb36 	bl	800059c <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e062      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f3e:	4b33      	ldr	r3, [pc, #204]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0f0      	beq.n	8000f2c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f4a:	e05a      	b.n	8001002 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e059      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f50:	4b2e      	ldr	r3, [pc, #184]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d152      	bne.n	8001002 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000f5c:	4b2b      	ldr	r3, [pc, #172]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a2a      	ldr	r2, [pc, #168]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f68:	4b28      	ldr	r3, [pc, #160]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	4a27      	ldr	r2, [pc, #156]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000f74:	f7ff fb12 	bl	800059c <HAL_GetTick>
 8000f78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f7a:	e008      	b.n	8000f8e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7c:	f7ff fb0e 	bl	800059c <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e03a      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0f0      	beq.n	8000f7c <HAL_RCC_OscConfig+0x734>
 8000f9a:	e032      	b.n	8001002 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	2b0c      	cmp	r3, #12
 8000fa0:	d02d      	beq.n	8000ffe <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a19      	ldr	r2, [pc, #100]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fa8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d105      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	4a13      	ldr	r2, [pc, #76]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fc0:	f023 0303 	bic.w	r3, r3, #3
 8000fc4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	4a10      	ldr	r2, [pc, #64]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000fcc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fd4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fae1 	bl	800059c <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fadd 	bl	800059c <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e009      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_RCC_OscConfig+0x7c4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1f0      	bne.n	8000fde <HAL_RCC_OscConfig+0x796>
 8000ffc:	e001      	b.n	8001002 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e000      	b.n	8001004 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3720      	adds	r7, #32
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40021000 	.word	0x40021000
 8001010:	f99d808c 	.word	0xf99d808c

08001014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e0c8      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001028:	4b66      	ldr	r3, [pc, #408]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	429a      	cmp	r2, r3
 8001034:	d910      	bls.n	8001058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001036:	4b63      	ldr	r3, [pc, #396]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f023 0207 	bic.w	r2, r3, #7
 800103e:	4961      	ldr	r1, [pc, #388]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	4313      	orrs	r3, r2
 8001044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001046:	4b5f      	ldr	r3, [pc, #380]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	429a      	cmp	r2, r3
 8001052:	d001      	beq.n	8001058 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e0b0      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d04c      	beq.n	80010fe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2b03      	cmp	r3, #3
 800106a:	d107      	bne.n	800107c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800106c:	4b56      	ldr	r3, [pc, #344]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d121      	bne.n	80010bc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e09e      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d107      	bne.n	8001094 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001084:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d115      	bne.n	80010bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e092      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d107      	bne.n	80010ac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800109c:	4b4a      	ldr	r3, [pc, #296]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0302 	and.w	r3, r3, #2
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d109      	bne.n	80010bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e086      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010ac:	4b46      	ldr	r3, [pc, #280]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d101      	bne.n	80010bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e07e      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80010bc:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f023 0203 	bic.w	r2, r3, #3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	493f      	ldr	r1, [pc, #252]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80010ce:	f7ff fa65 	bl	800059c <HAL_GetTick>
 80010d2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010d4:	e00a      	b.n	80010ec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d6:	f7ff fa61 	bl	800059c <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e066      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ec:	4b36      	ldr	r3, [pc, #216]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f003 020c 	and.w	r2, r3, #12
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d1eb      	bne.n	80010d6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d008      	beq.n	800111c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800110a:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	492c      	ldr	r1, [pc, #176]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001118:	4313      	orrs	r3, r2
 800111a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800111c:	4b29      	ldr	r3, [pc, #164]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	429a      	cmp	r2, r3
 8001128:	d210      	bcs.n	800114c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800112a:	4b26      	ldr	r3, [pc, #152]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f023 0207 	bic.w	r2, r3, #7
 8001132:	4924      	ldr	r1, [pc, #144]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	4313      	orrs	r3, r2
 8001138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800113a:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <HAL_RCC_ClockConfig+0x1b0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d001      	beq.n	800114c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	e036      	b.n	80011ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001158:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	4918      	ldr	r1, [pc, #96]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001166:	4313      	orrs	r3, r2
 8001168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	2b00      	cmp	r3, #0
 8001174:	d009      	beq.n	800118a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001176:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	691b      	ldr	r3, [r3, #16]
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	4910      	ldr	r1, [pc, #64]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001186:	4313      	orrs	r3, r2
 8001188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800118a:	f000 f825 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 800118e:	4602      	mov	r2, r0
 8001190:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <HAL_RCC_ClockConfig+0x1b4>)
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	f003 030f 	and.w	r3, r3, #15
 800119a:	490c      	ldr	r1, [pc, #48]	; (80011cc <HAL_RCC_ClockConfig+0x1b8>)
 800119c:	5ccb      	ldrb	r3, [r1, r3]
 800119e:	f003 031f 	and.w	r3, r3, #31
 80011a2:	fa22 f303 	lsr.w	r3, r2, r3
 80011a6:	4a0a      	ldr	r2, [pc, #40]	; (80011d0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9a4 	bl	80004fc <HAL_InitTick>
 80011b4:	4603      	mov	r3, r0
 80011b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80011b8:	7afb      	ldrb	r3, [r7, #11]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40022000 	.word	0x40022000
 80011c8:	40021000 	.word	0x40021000
 80011cc:	08001420 	.word	0x08001420
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000004 	.word	0x20000004

080011d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
 80011e2:	2300      	movs	r3, #0
 80011e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011e6:	4b3e      	ldr	r3, [pc, #248]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f003 030c 	and.w	r3, r3, #12
 80011ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011f0:	4b3b      	ldr	r3, [pc, #236]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d005      	beq.n	800120c <HAL_RCC_GetSysClockFreq+0x34>
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	2b0c      	cmp	r3, #12
 8001204:	d121      	bne.n	800124a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d11e      	bne.n	800124a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800120c:	4b34      	ldr	r3, [pc, #208]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	2b00      	cmp	r3, #0
 8001216:	d107      	bne.n	8001228 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001218:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800121a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800121e:	0a1b      	lsrs	r3, r3, #8
 8001220:	f003 030f 	and.w	r3, r3, #15
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	e005      	b.n	8001234 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001228:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	091b      	lsrs	r3, r3, #4
 800122e:	f003 030f 	and.w	r3, r3, #15
 8001232:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001234:	4a2b      	ldr	r2, [pc, #172]	; (80012e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800123c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10d      	bne.n	8001260 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001248:	e00a      	b.n	8001260 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2b04      	cmp	r3, #4
 800124e:	d102      	bne.n	8001256 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001250:	4b25      	ldr	r3, [pc, #148]	; (80012e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	e004      	b.n	8001260 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	2b08      	cmp	r3, #8
 800125a:	d101      	bne.n	8001260 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800125c:	4b23      	ldr	r3, [pc, #140]	; (80012ec <HAL_RCC_GetSysClockFreq+0x114>)
 800125e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	2b0c      	cmp	r3, #12
 8001264:	d134      	bne.n	80012d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d003      	beq.n	800127e <HAL_RCC_GetSysClockFreq+0xa6>
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	2b03      	cmp	r3, #3
 800127a:	d003      	beq.n	8001284 <HAL_RCC_GetSysClockFreq+0xac>
 800127c:	e005      	b.n	800128a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800127e:	4b1a      	ldr	r3, [pc, #104]	; (80012e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001280:	617b      	str	r3, [r7, #20]
      break;
 8001282:	e005      	b.n	8001290 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001284:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HAL_RCC_GetSysClockFreq+0x114>)
 8001286:	617b      	str	r3, [r7, #20]
      break;
 8001288:	e002      	b.n	8001290 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	617b      	str	r3, [r7, #20]
      break;
 800128e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001290:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	091b      	lsrs	r3, r3, #4
 8001296:	f003 0307 	and.w	r3, r3, #7
 800129a:	3301      	adds	r3, #1
 800129c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	0a1b      	lsrs	r3, r3, #8
 80012a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	fb02 f203 	mul.w	r2, r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	0e5b      	lsrs	r3, r3, #25
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	3301      	adds	r3, #1
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80012d0:	69bb      	ldr	r3, [r7, #24]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3724      	adds	r7, #36	; 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000
 80012e4:	08001430 	.word	0x08001430
 80012e8:	00f42400 	.word	0x00f42400
 80012ec:	007a1200 	.word	0x007a1200

080012f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80012fc:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80012fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001308:	f7ff fa3a 	bl	8000780 <HAL_PWREx_GetVoltageRange>
 800130c:	6178      	str	r0, [r7, #20]
 800130e:	e014      	b.n	800133a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001310:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001314:	4a24      	ldr	r2, [pc, #144]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131a:	6593      	str	r3, [r2, #88]	; 0x58
 800131c:	4b22      	ldr	r3, [pc, #136]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800131e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001328:	f7ff fa2a 	bl	8000780 <HAL_PWREx_GetVoltageRange>
 800132c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800132e:	4b1e      	ldr	r3, [pc, #120]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001332:	4a1d      	ldr	r2, [pc, #116]	; (80013a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001338:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001340:	d10b      	bne.n	800135a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b80      	cmp	r3, #128	; 0x80
 8001346:	d919      	bls.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2ba0      	cmp	r3, #160	; 0xa0
 800134c:	d902      	bls.n	8001354 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800134e:	2302      	movs	r3, #2
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	e013      	b.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001354:	2301      	movs	r3, #1
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	e010      	b.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b80      	cmp	r3, #128	; 0x80
 800135e:	d902      	bls.n	8001366 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001360:	2303      	movs	r3, #3
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	e00a      	b.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b80      	cmp	r3, #128	; 0x80
 800136a:	d102      	bne.n	8001372 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800136c:	2302      	movs	r3, #2
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	e004      	b.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b70      	cmp	r3, #112	; 0x70
 8001376:	d101      	bne.n	800137c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001378:	2301      	movs	r3, #1
 800137a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f023 0207 	bic.w	r2, r3, #7
 8001384:	4909      	ldr	r1, [pc, #36]	; (80013ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800138c:	4b07      	ldr	r3, [pc, #28]	; (80013ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0307 	and.w	r3, r3, #7
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	429a      	cmp	r2, r3
 8001398:	d001      	beq.n	800139e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e000      	b.n	80013a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40022000 	.word	0x40022000

080013b0 <__libc_init_array>:
 80013b0:	b570      	push	{r4, r5, r6, lr}
 80013b2:	4d0d      	ldr	r5, [pc, #52]	; (80013e8 <__libc_init_array+0x38>)
 80013b4:	4c0d      	ldr	r4, [pc, #52]	; (80013ec <__libc_init_array+0x3c>)
 80013b6:	1b64      	subs	r4, r4, r5
 80013b8:	10a4      	asrs	r4, r4, #2
 80013ba:	2600      	movs	r6, #0
 80013bc:	42a6      	cmp	r6, r4
 80013be:	d109      	bne.n	80013d4 <__libc_init_array+0x24>
 80013c0:	4d0b      	ldr	r5, [pc, #44]	; (80013f0 <__libc_init_array+0x40>)
 80013c2:	4c0c      	ldr	r4, [pc, #48]	; (80013f4 <__libc_init_array+0x44>)
 80013c4:	f000 f820 	bl	8001408 <_init>
 80013c8:	1b64      	subs	r4, r4, r5
 80013ca:	10a4      	asrs	r4, r4, #2
 80013cc:	2600      	movs	r6, #0
 80013ce:	42a6      	cmp	r6, r4
 80013d0:	d105      	bne.n	80013de <__libc_init_array+0x2e>
 80013d2:	bd70      	pop	{r4, r5, r6, pc}
 80013d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80013d8:	4798      	blx	r3
 80013da:	3601      	adds	r6, #1
 80013dc:	e7ee      	b.n	80013bc <__libc_init_array+0xc>
 80013de:	f855 3b04 	ldr.w	r3, [r5], #4
 80013e2:	4798      	blx	r3
 80013e4:	3601      	adds	r6, #1
 80013e6:	e7f2      	b.n	80013ce <__libc_init_array+0x1e>
 80013e8:	08001460 	.word	0x08001460
 80013ec:	08001460 	.word	0x08001460
 80013f0:	08001460 	.word	0x08001460
 80013f4:	08001464 	.word	0x08001464

080013f8 <memset>:
 80013f8:	4402      	add	r2, r0
 80013fa:	4603      	mov	r3, r0
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d100      	bne.n	8001402 <memset+0xa>
 8001400:	4770      	bx	lr
 8001402:	f803 1b01 	strb.w	r1, [r3], #1
 8001406:	e7f9      	b.n	80013fc <memset+0x4>

08001408 <_init>:
 8001408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140a:	bf00      	nop
 800140c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800140e:	bc08      	pop	{r3}
 8001410:	469e      	mov	lr, r3
 8001412:	4770      	bx	lr

08001414 <_fini>:
 8001414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001416:	bf00      	nop
 8001418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141a:	bc08      	pop	{r3}
 800141c:	469e      	mov	lr, r3
 800141e:	4770      	bx	lr
