






.version 3.0
.target sm_20
.address_size 64

.file	1 "/tmp/tmpxft_00000fdb_00000000-7_scan_sync.cpp3.i"
.file	2 "barrier.cu"
.file	3 "scan_sync.cu"
.extern .shared .align 4 .b8 sums[];

.visible .func _Z14unsafe_barrierPViPiijj(
.param .b64 _Z14unsafe_barrierPViPiijj_param_0,
.param .b64 _Z14unsafe_barrierPViPiijj_param_1,
.param .b32 _Z14unsafe_barrierPViPiijj_param_2,
.param .b32 _Z14unsafe_barrierPViPiijj_param_3,
.param .b32 _Z14unsafe_barrierPViPiijj_param_4
)
{
.reg .pred %p<5>;
.reg .s32 %r<14>;
.reg .s64 %rl<10>;


.loc 2 88 1
bar.sync 0;
ld.param.u32 %r13, [_Z14unsafe_barrierPViPiijj_param_4];
.loc 2 89 1
setp.ne.s32 %p2, %r13, 0;
@%p2 bra BB0_4;

ld.param.u32 %r12, [_Z14unsafe_barrierPViPiijj_param_3];
.loc 2 92 1
mul.wide.u32 %rl4, %r12, 4;
ld.param.u64 %rl8, [_Z14unsafe_barrierPViPiijj_param_0];
.loc 2 92 1
add.s64 %rl3, %rl8, %rl4;
.loc 2 93 1
setp.eq.s32 %p1, %r12, 0;

BB0_2:
.loc 2 92 1
ld.volatile.u32 %r4, [%rl3];
.loc 2 93 1
setp.ne.s32 %p3, %r4, 0;
or.pred %p4, %p1, %p3;
.loc 2 93 1
@!%p4 bra BB0_2;

ld.param.u64 %rl9, [_Z14unsafe_barrierPViPiijj_param_1];
.loc 2 98 1
st.u32 [%rl9], %r4;
ld.param.u32 %r11, [_Z14unsafe_barrierPViPiijj_param_3];
.loc 2 99 1
add.s32 %r7, %r11, 1;
mul.wide.u32 %rl5, %r7, 4;
ld.param.u64 %rl7, [_Z14unsafe_barrierPViPiijj_param_0];
.loc 2 99 1
add.s64 %rl6, %rl7, %rl5;
ld.param.u32 %r10, [_Z14unsafe_barrierPViPiijj_param_2];
.loc 2 99 1
add.s32 %r8, %r4, %r10;
st.volatile.u32 [%rl6], %r8;

BB0_4:
.loc 2 102 1
bar.sync 0;
.loc 2 103 2
ret;
}

.entry _Z11scan_kernelPiPjS_(
.param .u64 _Z11scan_kernelPiPjS__param_0,
.param .u64 _Z11scan_kernelPiPjS__param_1,
.param .u64 _Z11scan_kernelPiPjS__param_2
)
{
.reg .pred %p<11>;
.reg .s32 %r<78>;
.reg .s64 %rl<27>;


ld.param.u64 %rl6, [_Z11scan_kernelPiPjS__param_0];
ld.param.u64 %rl7, [_Z11scan_kernelPiPjS__param_2];
cvta.to.global.u64 %rl1, %rl7;
.loc 3 32 1
mov.u32 %r1, %ntid.x;
.loc 3 31 1
mov.u32 %r2, %ctaid.x;
.loc 3 30 1
mov.u32 %r3, %tid.x;
.loc 3 35 1
mad.lo.s32 %r16, %r1, %r2, %r3;
cvta.to.global.u64 %rl8, %rl6;
.loc 3 36 1
mul.wide.u32 %rl9, %r16, 4;
add.s64 %rl2, %rl8, %rl9;
mul.wide.u32 %rl10, %r3, 4;
mov.u64 %rl11, sums;
add.s64 %rl3, %rl11, %rl10;
.loc 3 36 1
ld.global.u32 %r17, [%rl2];
st.shared.u32 [%rl3], %r17;
.loc 3 37 1
bar.sync 0;
.loc 3 32 1
mov.u32 %r71, %ntid.x;
setp.lt.u32 %p2, %r71, 2;
.loc 3 40 1
@%p2 bra BB1_5;

.loc 3 32 1
mov.u32 %r70, %ntid.x;
shr.u32 %r4, %r70, 1;
mov.u32 %r76, 1;
.loc 3 30 1
mov.u32 %r75, %tid.x;
shl.b32 %r5, %r75, 1;

BB1_2:
.loc 3 41 1
div.u32 %r21, %r4, %r76;
setp.ge.u32 %p3, %r3, %r21;
@%p3 bra BB1_4;

.loc 3 42 1
mad.lo.s32 %r22, %r5, %r76, %r76;
add.s32 %r23, %r22, -1;
mul.wide.u32 %rl12, %r23, 4;
add.s64 %rl14, %rl11, %rl12;
mad.lo.s32 %r24, %r3, %r76, %r76;
shl.b32 %r25, %r24, 1;
add.s32 %r26, %r25, -1;
mul.wide.u32 %rl15, %r26, 4;
add.s64 %rl16, %rl11, %rl15;
.loc 3 42 1
ld.shared.u32 %r27, [%rl16];
ld.shared.u32 %r29, [%rl14];
add.s32 %r31, %r27, %r29;
st.shared.u32 [%rl16], %r31;

BB1_4:
.loc 3 44 1
bar.sync 0;
shl.b32 %r76, %r76, 1;
.loc 3 40 1
setp.le.u32 %p4, %r76, %r4;
@%p4 bra BB1_2;

BB1_5:
.loc 3 32 1
mov.u32 %r69, %ntid.x;
mul.wide.u32 %rl17, %r69, 4;
add.s64 %rl4, %rl11, %rl17;
add.s32 %r33, %r69, -1;
mul.wide.u32 %rl19, %r33, 4;
add.s64 %rl20, %rl11, %rl19;
.loc 3 60 1
ld.shared.u32 %r8, [%rl20];
.loc 2 88 1
bar.sync 0;
.loc 3 30 1
mov.u32 %r74, %tid.x;
.loc 2 89 1
setp.ne.s32 %p5, %r74, 0;
@%p5 bra BB1_9;

.loc 3 31 1
mov.u32 %r72, %ctaid.x;
.loc 2 92 1
mul.wide.u32 %rl21, %r72, 4;
add.s64 %rl5, %rl1, %rl21;
.loc 2 93 1
setp.eq.s32 %p1, %r72, 0;

BB1_7:
.loc 2 92 1
ld.volatile.global.u32 %r9, [%rl5];
.loc 2 93 1
setp.ne.s32 %p6, %r9, 0;
or.pred %p7, %p1, %p6;
.loc 2 93 1
@!%p7 bra BB1_7;

.loc 2 98 1
st.shared.u32 [%rl4], %r9;
.loc 2 99 1
add.s32 %r37, %r9, %r8;
st.volatile.global.u32 [%rl5+4], %r37;

BB1_9:
.loc 2 102 1
bar.sync 0;
.loc 3 32 1
mov.u32 %r68, %ntid.x;
shr.u32 %r77, %r68, 2;
setp.eq.s32 %p8, %r77, 0;
.loc 3 91 1
@%p8 bra BB1_14;

.loc 3 32 1
mov.u32 %r67, %ntid.x;
shr.u32 %r11, %r67, 1;
.loc 3 30 1
mov.u32 %r73, %tid.x;
shl.b32 %r39, %r73, 1;
add.s32 %r12, %r39, 2;
add.s32 %r13, %r39, 3;

BB1_11:
mov.u32 %r14, %r77;
.loc 3 92 1
div.u32 %r40, %r11, %r14;
add.s32 %r41, %r40, -1;
.loc 3 92 1
setp.ge.u32 %p9, %r3, %r41;
@%p9 bra BB1_13;

mad.lo.s32 %r42, %r12, %r14, -1;
mul.wide.u32 %rl22, %r42, 4;
add.s64 %rl24, %rl11, %rl22;
mad.lo.s32 %r43, %r13, %r14, -1;
mul.wide.u32 %rl25, %r43, 4;
add.s64 %rl26, %rl11, %rl25;
.loc 3 93 1
ld.shared.u32 %r44, [%rl26];
ld.shared.u32 %r46, [%rl24];
add.s32 %r48, %r44, %r46;
st.shared.u32 [%rl26], %r48;

BB1_13:
.loc 3 95 1
bar.sync 0;
.loc 3 91 18
shr.u32 %r50, %r14, 31;
add.s32 %r51, %r14, %r50;
shr.s32 %r15, %r51, 1;
setp.gt.s32 %p10, %r14, 1;
mov.u32 %r77, %r15;
.loc 3 91 1
@%p10 bra BB1_11;

BB1_14:
.loc 3 99 1
ld.shared.u32 %r52, [%rl3];
ld.shared.u32 %r54, [%rl4];
add.s32 %r56, %r54, %r52;
st.global.u32 [%rl2], %r56;
.loc 3 100 2
ret;
}


