{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx_64.v@246:296@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_frame_ready_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        arp_htype_reg <= 0;\n        arp_ptype_reg <= 0;\n        arp_oper_reg <= 0;\n        arp_sha_reg <= 0;\n        arp_spa_reg <= 0;\n        arp_tha_reg <= 0;\n        arp_tpa_reg <= 0;\n        busy_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_frame_ready_reg <= input_frame_ready_next;\n\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        if (store_frame) begin\n            output_eth_dest_mac_reg <= input_eth_dest_mac;\n            output_eth_src_mac_reg <= input_eth_src_mac;\n            output_eth_type_reg <= input_eth_type;\n            arp_htype_reg <= input_arp_htype;\n            arp_ptype_reg <= input_arp_ptype;\n            arp_oper_reg <= input_arp_oper;\n            arp_sha_reg <= input_arp_sha;\n            arp_spa_reg <= input_arp_spa;\n            arp_tha_reg <= input_arp_tha;\n            arp_tpa_reg <= input_arp_tpa;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_tx.v@220:270", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_frame_ready_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        arp_htype_reg <= 0;\n        arp_ptype_reg <= 0;\n        arp_oper_reg <= 0;\n        arp_sha_reg <= 0;\n        arp_spa_reg <= 0;\n        arp_tha_reg <= 0;\n        arp_tpa_reg <= 0;\n        busy_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_frame_ready_reg <= input_frame_ready_next;\n\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        if (store_frame) begin\n            output_eth_dest_mac_reg <= input_eth_dest_mac;\n            output_eth_src_mac_reg <= input_eth_src_mac;\n            output_eth_type_reg <= input_eth_type;\n            arp_htype_reg <= input_arp_htype;\n            arp_ptype_reg <= input_arp_ptype;\n            arp_oper_reg <= input_arp_oper;\n            arp_sha_reg <= input_arp_sha;\n            arp_spa_reg <= input_arp_spa;\n            arp_tha_reg <= input_arp_tha;\n            arp_tpa_reg <= input_arp_tpa;\n        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\n"]], "Diff Content": {"Delete": [[254, "        frame_ptr_reg <= 0;\n"], [255, "        input_frame_ready_reg <= 0;\n"], [256, "        output_eth_dest_mac_reg <= 0;\n"], [257, "        output_eth_src_mac_reg <= 0;\n"], [258, "        output_eth_type_reg <= 0;\n"], [259, "        arp_htype_reg <= 0;\n"], [260, "        arp_ptype_reg <= 0;\n"], [261, "        arp_oper_reg <= 0;\n"], [262, "        arp_sha_reg <= 0;\n"], [263, "        arp_spa_reg <= 0;\n"], [264, "        arp_tha_reg <= 0;\n"], [265, "        arp_tpa_reg <= 0;\n"], [266, "        busy_reg <= 0;\n"], [278, "        if (store_frame) begin\n"], [279, "            output_eth_dest_mac_reg <= input_eth_dest_mac;\n"], [280, "            output_eth_src_mac_reg <= input_eth_src_mac;\n"], [281, "            output_eth_type_reg <= input_eth_type;\n"], [282, "            arp_htype_reg <= input_arp_htype;\n"], [283, "            arp_ptype_reg <= input_arp_ptype;\n"], [284, "            arp_oper_reg <= input_arp_oper;\n"], [285, "            arp_sha_reg <= input_arp_sha;\n"], [286, "            arp_spa_reg <= input_arp_spa;\n"], [287, "            arp_tha_reg <= input_arp_tha;\n"], [288, "            arp_tpa_reg <= input_arp_tpa;\n"], [289, "        end\n"]], "Add": [[266, "        frame_ptr_reg <= 8'd0;\n"], [266, "        input_frame_ready_reg <= 1'b0;\n"], [266, "        output_eth_hdr_valid_reg <= 1'b0;\n"], [266, "        busy_reg <= 1'b0;\n"], [276, "    end\n"], [289, "    if (store_frame) begin\n"], [289, "        output_eth_dest_mac_reg <= input_eth_dest_mac;\n"], [289, "        output_eth_src_mac_reg <= input_eth_src_mac;\n"], [289, "        output_eth_type_reg <= input_eth_type;\n"], [289, "        arp_htype_reg <= input_arp_htype;\n"], [289, "        arp_ptype_reg <= input_arp_ptype;\n"], [289, "        arp_oper_reg <= input_arp_oper;\n"], [289, "        arp_sha_reg <= input_arp_sha;\n"], [289, "        arp_spa_reg <= input_arp_spa;\n"], [289, "        arp_tha_reg <= input_arp_tha;\n"], [289, "        arp_tpa_reg <= input_arp_tpa;\n"]]}}