{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735822517476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735822517476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 02 19:55:17 2025 " "Processing started: Thu Jan 02 19:55:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735822517476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822517476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU101 -c ALU101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU101 -c ALU101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822517476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735822517728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735822517728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU101-Structural " "Found design unit 1: ALU101-Structural" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU101 " "Found entity 1: ALU101" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit-Structural " "Found design unit 1: ALU_1bit-Structural" {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit " "Found entity 1: ALU_1bit" {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "full_adder.vhd" "" { Text "D:/Script/202/Computer Organizations/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/Script/202/Computer Organizations/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_detection-Behavioral " "Found design unit 1: overflow_detection-Behavioral" {  } { { "overflow_detection.vhd" "" { Text "D:/Script/202/Computer Organizations/overflow_detection.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow_detection " "Found entity 1: overflow_detection" {  } { { "overflow_detection.vhd" "" { Text "D:/Script/202/Computer Organizations/overflow_detection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-Behavioral " "Found design unit 1: mux_2-Behavioral" {  } { { "MUX2.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "MUX2.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6-Behavioral " "Found design unit 1: mux_6-Behavioral" {  } { { "MUX6.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6 " "Found entity 1: mux_6" {  } { { "MUX6.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_sub-Behavioral " "Found design unit 1: full_add_sub-Behavioral" {  } { { "full_add_sub.vhd" "" { Text "D:/Script/202/Computer Organizations/full_add_sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_sub " "Found entity 1: full_add_sub" {  } { { "full_add_sub.vhd" "" { Text "D:/Script/202/Computer Organizations/full_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735822523212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "Less ALU_1bit.vhd(65) " "VHDL error at ALU_1bit.vhd(65): can't write to interface object \"Less\" of mode IN" {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 65 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Set ALU_1bit.vhd(65) " "VHDL Interface Declaration error in ALU_1bit.vhd(65): interface object \"Set\" of mode out cannot be read. Change object mode to buffer." {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 65 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1735822523212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735822523330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 02 19:55:23 2025 " "Processing ended: Thu Jan 02 19:55:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735822523330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735822523330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735822523330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735822523330 ""}
