<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › include › plat › regs-dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-samsung/include/plat/regs-dma.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003-2006 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Samsung S3C24XX DMA support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_PLAT_REGS_DMA_H</span>
<span class="cp">#define __ASM_PLAT_REGS_DMA_H __FILE__</span>

<span class="cp">#define S3C2410_DMA_DISRC		(0x00)</span>
<span class="cp">#define S3C2410_DMA_DISRCC		(0x04)</span>
<span class="cp">#define S3C2410_DMA_DIDST		(0x08)</span>
<span class="cp">#define S3C2410_DMA_DIDSTC		(0x0C)</span>
<span class="cp">#define S3C2410_DMA_DCON		(0x10)</span>
<span class="cp">#define S3C2410_DMA_DSTAT		(0x14)</span>
<span class="cp">#define S3C2410_DMA_DCSRC		(0x18)</span>
<span class="cp">#define S3C2410_DMA_DCDST		(0x1C)</span>
<span class="cp">#define S3C2410_DMA_DMASKTRIG		(0x20)</span>
<span class="cp">#define S3C2412_DMA_DMAREQSEL		(0x24)</span>
<span class="cp">#define S3C2443_DMA_DMAREQSEL		(0x24)</span>

<span class="cp">#define S3C2410_DISRCC_INC		(1 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_DISRCC_APB		(1 &lt;&lt; 1)</span>

<span class="cp">#define S3C2410_DMASKTRIG_STOP		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_DMASKTRIG_ON		(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C2410_DMASKTRIG_SWTRIG	(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C2410_DCON_DEMAND		(0 &lt;&lt; 31)</span>
<span class="cp">#define S3C2410_DCON_HANDSHAKE		(1 &lt;&lt; 31)</span>
<span class="cp">#define S3C2410_DCON_SYNC_PCLK		(0 &lt;&lt; 30)</span>
<span class="cp">#define S3C2410_DCON_SYNC_HCLK		(1 &lt;&lt; 30)</span>

<span class="cp">#define S3C2410_DCON_INTREQ		(1 &lt;&lt; 29)</span>

<span class="cp">#define S3C2410_DCON_CH0_XDREQ0		(0 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH0_UART0		(1 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH0_SDI		(2 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH0_TIMER		(3 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH0_USBEP1		(4 &lt;&lt; 24)</span>

<span class="cp">#define S3C2410_DCON_CH1_XDREQ1		(0 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH1_UART1		(1 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH1_I2SSDI		(2 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH1_SPI		(3 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH1_USBEP2		(4 &lt;&lt; 24)</span>

<span class="cp">#define S3C2410_DCON_CH2_I2SSDO		(0 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH2_I2SSDI		(1 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH2_SDI		(2 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH2_TIMER		(3 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH2_USBEP3		(4 &lt;&lt; 24)</span>

<span class="cp">#define S3C2410_DCON_CH3_UART2		(0 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH3_SDI		(1 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH3_SPI		(2 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH3_TIMER		(3 &lt;&lt; 24)</span>
<span class="cp">#define S3C2410_DCON_CH3_USBEP4		(4 &lt;&lt; 24)</span>

<span class="cp">#define S3C2410_DCON_SRCSHIFT		(24)</span>
<span class="cp">#define S3C2410_DCON_SRCMASK		(7 &lt;&lt; 24)</span>

<span class="cp">#define S3C2410_DCON_BYTE		(0 &lt;&lt; 20)</span>
<span class="cp">#define S3C2410_DCON_HALFWORD		(1 &lt;&lt; 20)</span>
<span class="cp">#define S3C2410_DCON_WORD		(2 &lt;&lt; 20)</span>

<span class="cp">#define S3C2410_DCON_AUTORELOAD		(0 &lt;&lt; 22)</span>
<span class="cp">#define S3C2410_DCON_NORELOAD		(1 &lt;&lt; 22)</span>
<span class="cp">#define S3C2410_DCON_HWTRIG		(1 &lt;&lt; 23)</span>

<span class="cp">#ifdef CONFIG_CPU_S3C2440</span>

<span class="cp">#define S3C2440_DIDSTC_CHKINT		(1 &lt;&lt; 2)</span>

<span class="cp">#define S3C2440_DCON_CH0_I2SSDO		(5 &lt;&lt; 24)</span>
<span class="cp">#define S3C2440_DCON_CH0_PCMIN		(6 &lt;&lt; 24)</span>

<span class="cp">#define S3C2440_DCON_CH1_PCMOUT		(5 &lt;&lt; 24)</span>
<span class="cp">#define S3C2440_DCON_CH1_SDI		(6 &lt;&lt; 24)</span>

<span class="cp">#define S3C2440_DCON_CH2_PCMIN		(5 &lt;&lt; 24)</span>
<span class="cp">#define S3C2440_DCON_CH2_MICIN		(6 &lt;&lt; 24)</span>

<span class="cp">#define S3C2440_DCON_CH3_MICIN		(5 &lt;&lt; 24)</span>
<span class="cp">#define S3C2440_DCON_CH3_PCMOUT		(6 &lt;&lt; 24)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2440 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_CPU_S3C2412</span>

<span class="cp">#define S3C2412_DMAREQSEL_SRC(x)	((x) &lt;&lt; 1)</span>

<span class="cp">#define S3C2412_DMAREQSEL_HW		(1)</span>

<span class="cp">#define S3C2412_DMAREQSEL_SPI0TX	S3C2412_DMAREQSEL_SRC(0)</span>
<span class="cp">#define S3C2412_DMAREQSEL_SPI0RX	S3C2412_DMAREQSEL_SRC(1)</span>
<span class="cp">#define S3C2412_DMAREQSEL_SPI1TX	S3C2412_DMAREQSEL_SRC(2)</span>
<span class="cp">#define S3C2412_DMAREQSEL_SPI1RX	S3C2412_DMAREQSEL_SRC(3)</span>
<span class="cp">#define S3C2412_DMAREQSEL_I2STX		S3C2412_DMAREQSEL_SRC(4)</span>
<span class="cp">#define S3C2412_DMAREQSEL_I2SRX		S3C2412_DMAREQSEL_SRC(5)</span>
<span class="cp">#define S3C2412_DMAREQSEL_TIMER		S3C2412_DMAREQSEL_SRC(9)</span>
<span class="cp">#define S3C2412_DMAREQSEL_SDI		S3C2412_DMAREQSEL_SRC(10)</span>
<span class="cp">#define S3C2412_DMAREQSEL_USBEP1	S3C2412_DMAREQSEL_SRC(13)</span>
<span class="cp">#define S3C2412_DMAREQSEL_USBEP2	S3C2412_DMAREQSEL_SRC(14)</span>
<span class="cp">#define S3C2412_DMAREQSEL_USBEP3	S3C2412_DMAREQSEL_SRC(15)</span>
<span class="cp">#define S3C2412_DMAREQSEL_USBEP4	S3C2412_DMAREQSEL_SRC(16)</span>
<span class="cp">#define S3C2412_DMAREQSEL_XDREQ0	S3C2412_DMAREQSEL_SRC(17)</span>
<span class="cp">#define S3C2412_DMAREQSEL_XDREQ1	S3C2412_DMAREQSEL_SRC(18)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART0_0	S3C2412_DMAREQSEL_SRC(19)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART0_1	S3C2412_DMAREQSEL_SRC(20)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART1_0	S3C2412_DMAREQSEL_SRC(21)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART1_1	S3C2412_DMAREQSEL_SRC(22)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART2_0	S3C2412_DMAREQSEL_SRC(23)</span>
<span class="cp">#define S3C2412_DMAREQSEL_UART2_1	S3C2412_DMAREQSEL_SRC(24)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2412 */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_CPU_S3C2416) || defined(CONFIG_CPU_S3C2443)</span>

<span class="cp">#define S3C2443_DMAREQSEL_SRC(x)	((x) &lt;&lt; 1)</span>

<span class="cp">#define S3C2443_DMAREQSEL_HW		(1)</span>

<span class="cp">#define S3C2443_DMAREQSEL_SPI0TX	S3C2443_DMAREQSEL_SRC(0)</span>
<span class="cp">#define S3C2443_DMAREQSEL_SPI0RX	S3C2443_DMAREQSEL_SRC(1)</span>
<span class="cp">#define S3C2443_DMAREQSEL_SPI1TX	S3C2443_DMAREQSEL_SRC(2)</span>
<span class="cp">#define S3C2443_DMAREQSEL_SPI1RX	S3C2443_DMAREQSEL_SRC(3)</span>
<span class="cp">#define S3C2443_DMAREQSEL_I2STX		S3C2443_DMAREQSEL_SRC(4)</span>
<span class="cp">#define S3C2443_DMAREQSEL_I2SRX		S3C2443_DMAREQSEL_SRC(5)</span>
<span class="cp">#define S3C2443_DMAREQSEL_TIMER		S3C2443_DMAREQSEL_SRC(9)</span>
<span class="cp">#define S3C2443_DMAREQSEL_SDI		S3C2443_DMAREQSEL_SRC(10)</span>
<span class="cp">#define S3C2443_DMAREQSEL_XDREQ0	S3C2443_DMAREQSEL_SRC(17)</span>
<span class="cp">#define S3C2443_DMAREQSEL_XDREQ1	S3C2443_DMAREQSEL_SRC(18)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART0_0	S3C2443_DMAREQSEL_SRC(19)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART0_1	S3C2443_DMAREQSEL_SRC(20)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART1_0	S3C2443_DMAREQSEL_SRC(21)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART1_1	S3C2443_DMAREQSEL_SRC(22)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART2_0	S3C2443_DMAREQSEL_SRC(23)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART2_1	S3C2443_DMAREQSEL_SRC(24)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART3_0	S3C2443_DMAREQSEL_SRC(25)</span>
<span class="cp">#define S3C2443_DMAREQSEL_UART3_1	S3C2443_DMAREQSEL_SRC(26)</span>
<span class="cp">#define S3C2443_DMAREQSEL_PCMOUT	S3C2443_DMAREQSEL_SRC(27)</span>
<span class="cp">#define S3C2443_DMAREQSEL_PCMIN		S3C2443_DMAREQSEL_SRC(28)</span>
<span class="cp">#define S3C2443_DMAREQSEL_MICIN		S3C2443_DMAREQSEL_SRC(29)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2443 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_PLAT_REGS_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
