verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/drivers/path_thr_axis_v1_0/src" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/drivers/path_thr_axis_v1_0/src" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/drivers/path_thr_axis_v1_0/src" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/drivers/path_thr_axis_v1_0/src" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/0691/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/drivers/path_thr_axis_v1_0/src" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../path_thr.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_3_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f60c_slot_3_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f60c_slot_3_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f60c_slot_3_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f60c_slot_3_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_17/sim/bd_f60c_slot_5_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_18/sim/bd_f60c_slot_5_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_19/sim/bd_f60c_slot_5_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_20/sim/bd_f60c_slot_5_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_21/sim/bd_f60c_slot_5_r_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
