
uart_buzzer_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006ea4  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000026c  20000000  00406ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000001bc  2000026c  00407110  0002026c  2**2
                  ALLOC
  3 .stack        00003000  20000428  004072cc  0002026c  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002029a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001d80e  00000000  00000000  000202f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000046be  00000000  00000000  0003db01  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006852  00000000  00000000  000421bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d48  00000000  00000000  00048a11  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000cd0  00000000  00000000  00049759  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001955e  00000000  00000000  0004a429  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001133c  00000000  00000000  00063987  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005b22a  00000000  00000000  00074cc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003180  00000000  00000000  000cfef0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	28 34 00 20 01 14 40 00 ff 13 40 00 ff 13 40 00     (4. ..@...@...@.
  400010:	ff 13 40 00 ff 13 40 00 ff 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b1 0e 40 00 ff 13 40 00 00 00 00 00 e5 0e 40 00     ..@...@.......@.
  40003c:	35 0f 40 00 ff 13 40 00 ff 13 40 00 ff 13 40 00     5.@...@...@...@.
  40004c:	ff 13 40 00 ff 13 40 00 ff 13 40 00 ff 13 40 00     ..@...@...@...@.
  40005c:	ff 13 40 00 ff 13 40 00 ff 13 40 00 00 00 00 00     ..@...@...@.....
  40006c:	95 0c 40 00 a9 0c 40 00 ff 13 40 00 ff 13 40 00     ..@...@...@...@.
  40007c:	ff 13 40 00 ff 13 40 00 ff 13 40 00 ff 13 40 00     ..@...@...@...@.
  40008c:	ff 13 40 00 ff 13 40 00 ff 13 40 00 ff 13 40 00     ..@...@...@...@.
  40009c:	ff 13 40 00 91 03 40 00 ff 13 40 00 ff 13 40 00     ..@...@...@...@.
  4000ac:	ff 13 40 00 ff 13 40 00 15 0a 40 00 ff 13 40 00     ..@...@...@...@.
	...
  4000fc:	ff 13 40 00 ff 13 40 00 ff 13 40 00 00 00 00 00     ..@...@...@.....
	...

00400148 <__do_global_dtors_aux>:
  400148:	b510      	push	{r4, lr}
  40014a:	4c05      	ldr	r4, [pc, #20]	; (400160 <__do_global_dtors_aux+0x18>)
  40014c:	7823      	ldrb	r3, [r4, #0]
  40014e:	b933      	cbnz	r3, 40015e <__do_global_dtors_aux+0x16>
  400150:	4b04      	ldr	r3, [pc, #16]	; (400164 <__do_global_dtors_aux+0x1c>)
  400152:	b113      	cbz	r3, 40015a <__do_global_dtors_aux+0x12>
  400154:	4804      	ldr	r0, [pc, #16]	; (400168 <__do_global_dtors_aux+0x20>)
  400156:	f3af 8000 	nop.w
  40015a:	2301      	movs	r3, #1
  40015c:	7023      	strb	r3, [r4, #0]
  40015e:	bd10      	pop	{r4, pc}
  400160:	2000026c 	.word	0x2000026c
  400164:	00000000 	.word	0x00000000
  400168:	00406ea4 	.word	0x00406ea4

0040016c <frame_dummy>:
  40016c:	4b0c      	ldr	r3, [pc, #48]	; (4001a0 <frame_dummy+0x34>)
  40016e:	b143      	cbz	r3, 400182 <frame_dummy+0x16>
  400170:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x38>)
  400172:	490d      	ldr	r1, [pc, #52]	; (4001a8 <frame_dummy+0x3c>)
  400174:	b510      	push	{r4, lr}
  400176:	f3af 8000 	nop.w
  40017a:	480c      	ldr	r0, [pc, #48]	; (4001ac <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b923      	cbnz	r3, 40018a <frame_dummy+0x1e>
  400180:	bd10      	pop	{r4, pc}
  400182:	480a      	ldr	r0, [pc, #40]	; (4001ac <frame_dummy+0x40>)
  400184:	6803      	ldr	r3, [r0, #0]
  400186:	b933      	cbnz	r3, 400196 <frame_dummy+0x2a>
  400188:	4770      	bx	lr
  40018a:	4b09      	ldr	r3, [pc, #36]	; (4001b0 <frame_dummy+0x44>)
  40018c:	2b00      	cmp	r3, #0
  40018e:	d0f7      	beq.n	400180 <frame_dummy+0x14>
  400190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400194:	4718      	bx	r3
  400196:	4b06      	ldr	r3, [pc, #24]	; (4001b0 <frame_dummy+0x44>)
  400198:	2b00      	cmp	r3, #0
  40019a:	d0f5      	beq.n	400188 <frame_dummy+0x1c>
  40019c:	4718      	bx	r3
  40019e:	bf00      	nop
  4001a0:	00000000 	.word	0x00000000
  4001a4:	00406ea4 	.word	0x00406ea4
  4001a8:	20000270 	.word	0x20000270
  4001ac:	00406ea4 	.word	0x00406ea4
	...

004001b8 <adc_end_conversion>:
	////uint32_t new_duty = (TC1->TC_CHANNEL[2].TC_RC * g_ul_value); // Rapport cyclique en fonction du signal
	////TC0->TC_CHANNEL[2].TC_RA = new_duty;
//}

static void adc_end_conversion(void)
{
  4001b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
static inline uint32_t adc_channel_get_value(Adc *const adc,
		enum adc_channel_num adc_ch)
{
	adc_ch_sanity_check(adc, adc_ch);

	return adc->ADC_CDR[adc_ch];
  4001ba:	4b15      	ldr	r3, [pc, #84]	; (400210 <adc_end_conversion+0x58>)
  4001bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
	current_digital = adc_channel_get_value(ADC, ADC_CHANNEL_1);
	current_digital = (current_digital*VOLT_REF)/ADC_MAX_VALUE;
  4001be:	f640 40e4 	movw	r0, #3300	; 0xce4
  4001c2:	fb00 f003 	mul.w	r0, r0, r3
  4001c6:	0b00      	lsrs	r0, r0, #12
  4001c8:	4b12      	ldr	r3, [pc, #72]	; (400214 <adc_end_conversion+0x5c>)
  4001ca:	6018      	str	r0, [r3, #0]
	TC0->TC_CHANNEL[1].TC_RA = TC0->TC_CHANNEL[1].TC_RC * ((float)current_digital/3300.0);
  4001cc:	4c12      	ldr	r4, [pc, #72]	; (400218 <adc_end_conversion+0x60>)
  4001ce:	6de5      	ldr	r5, [r4, #92]	; 0x5c
  4001d0:	ee07 0a90 	vmov	s15, r0
  4001d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4001d8:	ee17 0a90 	vmov	r0, s15
  4001dc:	4b0f      	ldr	r3, [pc, #60]	; (40021c <adc_end_conversion+0x64>)
  4001de:	4798      	blx	r3
  4001e0:	a309      	add	r3, pc, #36	; (adr r3, 400208 <adc_end_conversion+0x50>)
  4001e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4001e6:	4e0e      	ldr	r6, [pc, #56]	; (400220 <adc_end_conversion+0x68>)
  4001e8:	47b0      	blx	r6
  4001ea:	4606      	mov	r6, r0
  4001ec:	460f      	mov	r7, r1
  4001ee:	4628      	mov	r0, r5
  4001f0:	4b0c      	ldr	r3, [pc, #48]	; (400224 <adc_end_conversion+0x6c>)
  4001f2:	4798      	blx	r3
  4001f4:	4602      	mov	r2, r0
  4001f6:	460b      	mov	r3, r1
  4001f8:	4630      	mov	r0, r6
  4001fa:	4639      	mov	r1, r7
  4001fc:	4d0a      	ldr	r5, [pc, #40]	; (400228 <adc_end_conversion+0x70>)
  4001fe:	47a8      	blx	r5
  400200:	4b0a      	ldr	r3, [pc, #40]	; (40022c <adc_end_conversion+0x74>)
  400202:	4798      	blx	r3
  400204:	6560      	str	r0, [r4, #84]	; 0x54
  400206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400208:	00000000 	.word	0x00000000
  40020c:	40a9c800 	.word	0x40a9c800
  400210:	40038000 	.word	0x40038000
  400214:	200003ac 	.word	0x200003ac
  400218:	40010000 	.word	0x40010000
  40021c:	0040618d 	.word	0x0040618d
  400220:	00406489 	.word	0x00406489
  400224:	00406149 	.word	0x00406149
  400228:	00406235 	.word	0x00406235
  40022c:	004067e5 	.word	0x004067e5

00400230 <app_run>:
void app_run(){
  400230:	b508      	push	{r3, lr}
		uart_cli_read_command();
  400232:	4c01      	ldr	r4, [pc, #4]	; (400238 <app_run+0x8>)
  400234:	47a0      	blx	r4
  400236:	e7fd      	b.n	400234 <app_run+0x4>
  400238:	004007f5 	.word	0x004007f5

0040023c <app_init_tc>:
void app_init_tc(void) {
  40023c:	b510      	push	{r4, lr}
	pmc_disable_pck(PMC_PCK_3);
  40023e:	2003      	movs	r0, #3
  400240:	4b0e      	ldr	r3, [pc, #56]	; (40027c <app_init_tc+0x40>)
  400242:	4798      	blx	r3
	pmc_switch_pck_to_sclk(PMC_PCK_3, PMC_PCK_PRES(0));
  400244:	2100      	movs	r1, #0
  400246:	2003      	movs	r0, #3
  400248:	4b0d      	ldr	r3, [pc, #52]	; (400280 <app_init_tc+0x44>)
  40024a:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_3);
  40024c:	2003      	movs	r0, #3
  40024e:	4b0d      	ldr	r3, [pc, #52]	; (400284 <app_init_tc+0x48>)
  400250:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
  400252:	2017      	movs	r0, #23
  400254:	4c0c      	ldr	r4, [pc, #48]	; (400288 <app_init_tc+0x4c>)
  400256:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_TC1);
  400258:	2018      	movs	r0, #24
  40025a:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <app_init_tc+0x50>)
  40025e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400262:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400266:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40026a:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40026e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400272:	2100      	movs	r1, #0
  400274:	f883 1318 	strb.w	r1, [r3, #792]	; 0x318
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400278:	601a      	str	r2, [r3, #0]
  40027a:	bd10      	pop	{r4, pc}
  40027c:	004013d1 	.word	0x004013d1
  400280:	00401349 	.word	0x00401349
  400284:	004013bd 	.word	0x004013bd
  400288:	004012f5 	.word	0x004012f5
  40028c:	e000e100 	.word	0xe000e100

00400290 <app_init_tc_pwm>:
void app_init_tc_pwm(void) {
  400290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400294:	b083      	sub	sp, #12
	sysclk = sysclk_get_cpu_hz();
  400296:	4e2d      	ldr	r6, [pc, #180]	; (40034c <app_init_tc_pwm+0xbc>)
  400298:	492d      	ldr	r1, [pc, #180]	; (400350 <app_init_tc_pwm+0xc0>)
  40029a:	6031      	str	r1, [r6, #0]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40029c:	4b2d      	ldr	r3, [pc, #180]	; (400354 <app_init_tc_pwm+0xc4>)
  40029e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4002a2:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4002a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4002a8:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4002aa:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4002ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4002b0:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4002b2:	4310      	orrs	r0, r2
  4002b4:	6718      	str	r0, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4002b6:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4002b8:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
  4002bc:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4002be:	605a      	str	r2, [r3, #4]
	uint8_t found =  tc_find_mck_divisor(freq_pwm_analog, sysclk, &div_pwm_analog, &tc_clks_pwm_analog, sysclk);
  4002c0:	4d25      	ldr	r5, [pc, #148]	; (400358 <app_init_tc_pwm+0xc8>)
  4002c2:	4f26      	ldr	r7, [pc, #152]	; (40035c <app_init_tc_pwm+0xcc>)
  4002c4:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 400388 <app_init_tc_pwm+0xf8>
  4002c8:	9100      	str	r1, [sp, #0]
  4002ca:	462b      	mov	r3, r5
  4002cc:	463a      	mov	r2, r7
  4002ce:	f8d9 0000 	ldr.w	r0, [r9]
  4002d2:	4c23      	ldr	r4, [pc, #140]	; (400360 <app_init_tc_pwm+0xd0>)
  4002d4:	47a0      	blx	r4
  4002d6:	4680      	mov	r8, r0
	tc_init(TC0, 1, tc_clks_pwm_analog | TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC | TC_CMR_ACPA_SET | TC_CMR_ACPC_CLEAR);
  4002d8:	682a      	ldr	r2, [r5, #0]
  4002da:	4c22      	ldr	r4, [pc, #136]	; (400364 <app_init_tc_pwm+0xd4>)
  4002dc:	f442 221c 	orr.w	r2, r2, #638976	; 0x9c000
  4002e0:	2101      	movs	r1, #1
  4002e2:	4620      	mov	r0, r4
  4002e4:	4b20      	ldr	r3, [pc, #128]	; (400368 <app_init_tc_pwm+0xd8>)
  4002e6:	4798      	blx	r3
	TC0->TC_CHANNEL[1].TC_RC = (uint32_t)( (float)(sysclk / div_pwm_analog / freq_pwm_analog));			// RC : période complète (1 Hz)
  4002e8:	6833      	ldr	r3, [r6, #0]
  4002ea:	683a      	ldr	r2, [r7, #0]
  4002ec:	fbb3 f3f2 	udiv	r3, r3, r2
  4002f0:	f8d9 2000 	ldr.w	r2, [r9]
  4002f4:	fbb3 f3f2 	udiv	r3, r3, r2
  4002f8:	ee07 3a90 	vmov	s15, r3
  4002fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400300:	eebc 7ae7 	vcvt.u32.f32	s14, s15
  400304:	ed84 7a17 	vstr	s14, [r4, #92]	; 0x5c
	TC0->TC_CHANNEL[1].TC_RA = (uint32_t)( (float)(sysclk / div_pwm_analog / freq_pwm_analog) /2 );
  400308:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  40030c:	ee67 7a87 	vmul.f32	s15, s15, s14
  400310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400314:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
	printf("----- INIT -----\n");
  400318:	4814      	ldr	r0, [pc, #80]	; (40036c <app_init_tc_pwm+0xdc>)
  40031a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 40038c <app_init_tc_pwm+0xfc>
  40031e:	47c8      	blx	r9
	printf("div : %d\n", div_pwm_analog);
  400320:	6839      	ldr	r1, [r7, #0]
  400322:	4813      	ldr	r0, [pc, #76]	; (400370 <app_init_tc_pwm+0xe0>)
  400324:	47c8      	blx	r9
	printf("clk : %d\n", (int) sysclk);
  400326:	6831      	ldr	r1, [r6, #0]
  400328:	4812      	ldr	r0, [pc, #72]	; (400374 <app_init_tc_pwm+0xe4>)
  40032a:	47c8      	blx	r9
	printf("tc_clk : %d\n", (int) tc_clks_pwm_analog);
  40032c:	6829      	ldr	r1, [r5, #0]
  40032e:	4812      	ldr	r0, [pc, #72]	; (400378 <app_init_tc_pwm+0xe8>)
  400330:	47c8      	blx	r9
	printf("found : %d\n", (uint8_t) found);
  400332:	fa5f f188 	uxtb.w	r1, r8
  400336:	4811      	ldr	r0, [pc, #68]	; (40037c <app_init_tc_pwm+0xec>)
  400338:	47c8      	blx	r9
	printf("----------------\n");
  40033a:	4811      	ldr	r0, [pc, #68]	; (400380 <app_init_tc_pwm+0xf0>)
  40033c:	47c8      	blx	r9
	tc_start(TC0, 1);
  40033e:	2101      	movs	r1, #1
  400340:	4620      	mov	r0, r4
  400342:	4b10      	ldr	r3, [pc, #64]	; (400384 <app_init_tc_pwm+0xf4>)
  400344:	4798      	blx	r3
}
  400346:	b003      	add	sp, #12
  400348:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40034c:	200003a8 	.word	0x200003a8
  400350:	07270000 	.word	0x07270000
  400354:	400e0e00 	.word	0x400e0e00
  400358:	2000029c 	.word	0x2000029c
  40035c:	2000028c 	.word	0x2000028c
  400360:	00400cef 	.word	0x00400cef
  400364:	40010000 	.word	0x40010000
  400368:	00400cbd 	.word	0x00400cbd
  40036c:	004068e4 	.word	0x004068e4
  400370:	004068f8 	.word	0x004068f8
  400374:	00406904 	.word	0x00406904
  400378:	00406910 	.word	0x00406910
  40037c:	00406920 	.word	0x00406920
  400380:	0040692c 	.word	0x0040692c
  400384:	00400cd7 	.word	0x00400cd7
  400388:	20000088 	.word	0x20000088
  40038c:	004037c9 	.word	0x004037c9

00400390 <TC1_Handler>:
void TC_Handler(void){
  400390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400392:	ed2d 8b02 	vpush	{d8}
	tc_get_status(TC0, 1);  // Lire le statut pour effacer l'IRQ
  400396:	4c36      	ldr	r4, [pc, #216]	; (400470 <TC1_Handler+0xe0>)
  400398:	2101      	movs	r1, #1
  40039a:	4620      	mov	r0, r4
  40039c:	4b35      	ldr	r3, [pc, #212]	; (400474 <TC1_Handler+0xe4>)
  40039e:	4798      	blx	r3
	pwm_counter++;
  4003a0:	4a35      	ldr	r2, [pc, #212]	; (400478 <TC1_Handler+0xe8>)
  4003a2:	6813      	ldr	r3, [r2, #0]
  4003a4:	3301      	adds	r3, #1
  4003a6:	6013      	str	r3, [r2, #0]
	sin_time = (float)pwm_counter/(float)freq_pwm_analog;
  4003a8:	ee07 3a90 	vmov	s15, r3
  4003ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4003b0:	4b32      	ldr	r3, [pc, #200]	; (40047c <TC1_Handler+0xec>)
  4003b2:	ed93 7a00 	vldr	s14, [r3]
  4003b6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4003ba:	ee87 8a87 	vdiv.f32	s16, s15, s14
  4003be:	4b30      	ldr	r3, [pc, #192]	; (400480 <TC1_Handler+0xf0>)
  4003c0:	ed83 8a00 	vstr	s16, [r3]
	sin_result =  0.5 + 0.4*sin( 2*M_PI*sin_freq*sin_time);
  4003c4:	4b2f      	ldr	r3, [pc, #188]	; (400484 <TC1_Handler+0xf4>)
  4003c6:	6818      	ldr	r0, [r3, #0]
  4003c8:	4b2f      	ldr	r3, [pc, #188]	; (400488 <TC1_Handler+0xf8>)
  4003ca:	4798      	blx	r3
  4003cc:	4d2f      	ldr	r5, [pc, #188]	; (40048c <TC1_Handler+0xfc>)
  4003ce:	a324      	add	r3, pc, #144	; (adr r3, 400460 <TC1_Handler+0xd0>)
  4003d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003d4:	47a8      	blx	r5
  4003d6:	4606      	mov	r6, r0
  4003d8:	460f      	mov	r7, r1
  4003da:	ee18 0a10 	vmov	r0, s16
  4003de:	4b2c      	ldr	r3, [pc, #176]	; (400490 <TC1_Handler+0x100>)
  4003e0:	4798      	blx	r3
  4003e2:	4602      	mov	r2, r0
  4003e4:	460b      	mov	r3, r1
  4003e6:	4630      	mov	r0, r6
  4003e8:	4639      	mov	r1, r7
  4003ea:	47a8      	blx	r5
  4003ec:	4b29      	ldr	r3, [pc, #164]	; (400494 <TC1_Handler+0x104>)
  4003ee:	4798      	blx	r3
  4003f0:	a31d      	add	r3, pc, #116	; (adr r3, 400468 <TC1_Handler+0xd8>)
  4003f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003f6:	47a8      	blx	r5
  4003f8:	2200      	movs	r2, #0
  4003fa:	4b27      	ldr	r3, [pc, #156]	; (400498 <TC1_Handler+0x108>)
  4003fc:	4d27      	ldr	r5, [pc, #156]	; (40049c <TC1_Handler+0x10c>)
  4003fe:	47a8      	blx	r5
  400400:	4b27      	ldr	r3, [pc, #156]	; (4004a0 <TC1_Handler+0x110>)
  400402:	4798      	blx	r3
  400404:	ee07 0a10 	vmov	s14, r0
  400408:	4b26      	ldr	r3, [pc, #152]	; (4004a4 <TC1_Handler+0x114>)
  40040a:	6018      	str	r0, [r3, #0]
	TC0->TC_CHANNEL[1].TC_RA = TC0->TC_CHANNEL[1].TC_RC * sin_result -1;
  40040c:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
  400410:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400414:	ee67 7a87 	vmul.f32	s15, s15, s14
  400418:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
  40041c:	ee77 7ae6 	vsub.f32	s15, s15, s13
  400420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400424:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
	if (counter_flipflpp < 3){
  400428:	4b1f      	ldr	r3, [pc, #124]	; (4004a8 <TC1_Handler+0x118>)
  40042a:	781b      	ldrb	r3, [r3, #0]
  40042c:	2b02      	cmp	r3, #2
  40042e:	d902      	bls.n	400436 <TC1_Handler+0xa6>
}
  400430:	ecbd 8b02 	vpop	{d8}
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("%2.2f\n", sin_result);	
  400436:	4b16      	ldr	r3, [pc, #88]	; (400490 <TC1_Handler+0x100>)
  400438:	4798      	blx	r3
  40043a:	4602      	mov	r2, r0
  40043c:	460b      	mov	r3, r1
  40043e:	481b      	ldr	r0, [pc, #108]	; (4004ac <TC1_Handler+0x11c>)
  400440:	4c1b      	ldr	r4, [pc, #108]	; (4004b0 <TC1_Handler+0x120>)
  400442:	47a0      	blx	r4
		printf("RC : %d\n",TC0->TC_CHANNEL[1].TC_RC);
  400444:	4d0a      	ldr	r5, [pc, #40]	; (400470 <TC1_Handler+0xe0>)
  400446:	6de9      	ldr	r1, [r5, #92]	; 0x5c
  400448:	481a      	ldr	r0, [pc, #104]	; (4004b4 <TC1_Handler+0x124>)
  40044a:	47a0      	blx	r4
		printf("RA : %d\n",TC0->TC_CHANNEL[1].TC_RA);
  40044c:	6d69      	ldr	r1, [r5, #84]	; 0x54
  40044e:	481a      	ldr	r0, [pc, #104]	; (4004b8 <TC1_Handler+0x128>)
  400450:	47a0      	blx	r4
		printf("\n");
  400452:	481a      	ldr	r0, [pc, #104]	; (4004bc <TC1_Handler+0x12c>)
  400454:	47a0      	blx	r4
		counter_flipflpp++;
  400456:	4a14      	ldr	r2, [pc, #80]	; (4004a8 <TC1_Handler+0x118>)
  400458:	7813      	ldrb	r3, [r2, #0]
  40045a:	3301      	adds	r3, #1
  40045c:	7013      	strb	r3, [r2, #0]
}
  40045e:	e7e7      	b.n	400430 <TC1_Handler+0xa0>
  400460:	54442d18 	.word	0x54442d18
  400464:	401921fb 	.word	0x401921fb
  400468:	9999999a 	.word	0x9999999a
  40046c:	3fd99999 	.word	0x3fd99999
  400470:	40010000 	.word	0x40010000
  400474:	00400ce7 	.word	0x00400ce7
  400478:	20000290 	.word	0x20000290
  40047c:	20000088 	.word	0x20000088
  400480:	20000298 	.word	0x20000298
  400484:	2000008c 	.word	0x2000008c
  400488:	00406149 	.word	0x00406149
  40048c:	00406235 	.word	0x00406235
  400490:	0040618d 	.word	0x0040618d
  400494:	004016a9 	.word	0x004016a9
  400498:	3fe00000 	.word	0x3fe00000
  40049c:	00405ed1 	.word	0x00405ed1
  4004a0:	00406825 	.word	0x00406825
  4004a4:	20000294 	.word	0x20000294
  4004a8:	20000288 	.word	0x20000288
  4004ac:	004068c4 	.word	0x004068c4
  4004b0:	004037c9 	.word	0x004037c9
  4004b4:	004068cc 	.word	0x004068cc
  4004b8:	004068d8 	.word	0x004068d8
  4004bc:	004068f4 	.word	0x004068f4

004004c0 <app_init_adc>:

}

void app_init_adc(){
  4004c0:	b530      	push	{r4, r5, lr}
  4004c2:	b087      	sub	sp, #28
	
	adc_enable();
  4004c4:	4b13      	ldr	r3, [pc, #76]	; (400514 <app_init_adc+0x54>)
  4004c6:	4798      	blx	r3
	reg = adc->ADC_EMR;
  4004c8:	4c13      	ldr	r4, [pc, #76]	; (400518 <app_init_adc+0x58>)
  4004ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
	reg &= ~ADC_EMR_SRCCLK_PMC_PCK;
  4004cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
	adc->ADC_EMR = reg;
  4004d0:	6423      	str	r3, [r4, #64]	; 0x40
	
	adc_select_clock_source_mck(ADC);
	
	struct adc_config recorder_cfg;
	
	adc_get_config_defaults(&recorder_cfg);
  4004d2:	4668      	mov	r0, sp
  4004d4:	4b11      	ldr	r3, [pc, #68]	; (40051c <app_init_adc+0x5c>)
  4004d6:	4798      	blx	r3
	
	adc_init(ADC, &recorder_cfg);
  4004d8:	4669      	mov	r1, sp
  4004da:	4620      	mov	r0, r4
  4004dc:	4b10      	ldr	r3, [pc, #64]	; (400520 <app_init_adc+0x60>)
  4004de:	4798      	blx	r3
	adc->ADC_CHER = (adc_ch == ADC_CHANNEL_ALL) ?
  4004e0:	2302      	movs	r3, #2
  4004e2:	6123      	str	r3, [r4, #16]
	reg = adc->ADC_MR;
  4004e4:	6863      	ldr	r3, [r4, #4]
		reg &= ~(ADC_MR_TRGSEL_Msk | ADC_MR_TRGEN | ADC_MR_FREERUN_ON);
  4004e6:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  4004ea:	f043 0305 	orr.w	r3, r3, #5
	adc->ADC_MR = reg;
  4004ee:	6063      	str	r3, [r4, #4]

	adc_channel_enable(ADC, ADC_CHANNEL_1);
	
	adc_set_trigger(ADC, ADC_TRIG_TIO_CH_1);
		
	adc_set_callback(ADC, ADC_INTERRUPT_EOC_1, adc_end_conversion, 1);
  4004f0:	2301      	movs	r3, #1
  4004f2:	4a0c      	ldr	r2, [pc, #48]	; (400524 <app_init_adc+0x64>)
  4004f4:	4619      	mov	r1, r3
  4004f6:	4620      	mov	r0, r4
  4004f8:	4d0b      	ldr	r5, [pc, #44]	; (400528 <app_init_adc+0x68>)
  4004fa:	47a8      	blx	r5

	adc_set_resolution(ADC, ADC_RES);	
  4004fc:	2100      	movs	r1, #0
  4004fe:	4620      	mov	r0, r4
  400500:	4b0a      	ldr	r3, [pc, #40]	; (40052c <app_init_adc+0x6c>)
  400502:	4798      	blx	r3
 * \retval STATUS_ERR_BUSY  Automatic calibration can not be launched because
 *         the ADC is in freerun mode.
 */
static inline enum status_code adc_start_calibration(Adc *const adc)
{
	if ((adc->ADC_MR & ADC_MR_FREERUN) == ADC_MR_FREERUN_ON) {
  400504:	6863      	ldr	r3, [r4, #4]
  400506:	f013 0f80 	tst.w	r3, #128	; 0x80
  40050a:	d101      	bne.n	400510 <app_init_adc+0x50>
		return STATUS_ERR_BUSY;
	}

	adc->ADC_CR = ADC_CR_AUTOCAL;
  40050c:	2208      	movs	r2, #8
  40050e:	6022      	str	r2, [r4, #0]

	adc_start_calibration(ADC);
	
	//adc_start_software_conversion(ADC);
	
  400510:	b007      	add	sp, #28
  400512:	bd30      	pop	{r4, r5, pc}
  400514:	00400a55 	.word	0x00400a55
  400518:	40038000 	.word	0x40038000
  40051c:	00400915 	.word	0x00400915
  400520:	0040093d 	.word	0x0040093d
  400524:	004001b9 	.word	0x004001b9
  400528:	004009e5 	.word	0x004009e5
  40052c:	004009c5 	.word	0x004009c5

00400530 <app_init>:
void app_init(){
  400530:	b508      	push	{r3, lr}
	uart_cli_init();
  400532:	4b04      	ldr	r3, [pc, #16]	; (400544 <app_init+0x14>)
  400534:	4798      	blx	r3
	app_init_tc();
  400536:	4b04      	ldr	r3, [pc, #16]	; (400548 <app_init+0x18>)
  400538:	4798      	blx	r3
	app_init_adc();
  40053a:	4b04      	ldr	r3, [pc, #16]	; (40054c <app_init+0x1c>)
  40053c:	4798      	blx	r3
	app_init_tc_pwm();
  40053e:	4b04      	ldr	r3, [pc, #16]	; (400550 <app_init+0x20>)
  400540:	4798      	blx	r3
  400542:	bd08      	pop	{r3, pc}
  400544:	00400745 	.word	0x00400745
  400548:	0040023d 	.word	0x0040023d
  40054c:	004004c1 	.word	0x004004c1
  400550:	00400291 	.word	0x00400291

00400554 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400554:	b5f0      	push	{r4, r5, r6, r7, lr}
  400556:	b083      	sub	sp, #12
  400558:	4604      	mov	r4, r0
  40055a:	460e      	mov	r6, r1
	uint32_t val = 0;
  40055c:	2300      	movs	r3, #0
  40055e:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400560:	4b34      	ldr	r3, [pc, #208]	; (400634 <usart_serial_getchar+0xe0>)
  400562:	4298      	cmp	r0, r3
  400564:	d016      	beq.n	400594 <usart_serial_getchar+0x40>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400566:	4b34      	ldr	r3, [pc, #208]	; (400638 <usart_serial_getchar+0xe4>)
  400568:	4298      	cmp	r0, r3
  40056a:	d01d      	beq.n	4005a8 <usart_serial_getchar+0x54>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40056c:	4b33      	ldr	r3, [pc, #204]	; (40063c <usart_serial_getchar+0xe8>)
  40056e:	4298      	cmp	r0, r3
  400570:	d024      	beq.n	4005bc <usart_serial_getchar+0x68>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  400572:	4b33      	ldr	r3, [pc, #204]	; (400640 <usart_serial_getchar+0xec>)
  400574:	429c      	cmp	r4, r3
  400576:	d02b      	beq.n	4005d0 <usart_serial_getchar+0x7c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  400578:	4b32      	ldr	r3, [pc, #200]	; (400644 <usart_serial_getchar+0xf0>)
  40057a:	429c      	cmp	r4, r3
  40057c:	d032      	beq.n	4005e4 <usart_serial_getchar+0x90>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  40057e:	4b32      	ldr	r3, [pc, #200]	; (400648 <usart_serial_getchar+0xf4>)
  400580:	429c      	cmp	r4, r3
  400582:	d039      	beq.n	4005f8 <usart_serial_getchar+0xa4>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  400584:	4b31      	ldr	r3, [pc, #196]	; (40064c <usart_serial_getchar+0xf8>)
  400586:	429c      	cmp	r4, r3
  400588:	d040      	beq.n	40060c <usart_serial_getchar+0xb8>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  40058a:	4b31      	ldr	r3, [pc, #196]	; (400650 <usart_serial_getchar+0xfc>)
  40058c:	429c      	cmp	r4, r3
  40058e:	d047      	beq.n	400620 <usart_serial_getchar+0xcc>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400590:	b003      	add	sp, #12
  400592:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (usart_read(p_usart, &val));
  400594:	461f      	mov	r7, r3
  400596:	4d2f      	ldr	r5, [pc, #188]	; (400654 <usart_serial_getchar+0x100>)
  400598:	a901      	add	r1, sp, #4
  40059a:	4638      	mov	r0, r7
  40059c:	47a8      	blx	r5
  40059e:	2800      	cmp	r0, #0
  4005a0:	d1fa      	bne.n	400598 <usart_serial_getchar+0x44>
		*data = (uint8_t)(val & 0xFF);
  4005a2:	9b01      	ldr	r3, [sp, #4]
  4005a4:	7033      	strb	r3, [r6, #0]
  4005a6:	e7e4      	b.n	400572 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
  4005a8:	461f      	mov	r7, r3
  4005aa:	4d2a      	ldr	r5, [pc, #168]	; (400654 <usart_serial_getchar+0x100>)
  4005ac:	a901      	add	r1, sp, #4
  4005ae:	4638      	mov	r0, r7
  4005b0:	47a8      	blx	r5
  4005b2:	2800      	cmp	r0, #0
  4005b4:	d1fa      	bne.n	4005ac <usart_serial_getchar+0x58>
		*data = (uint8_t)(val & 0xFF);
  4005b6:	9b01      	ldr	r3, [sp, #4]
  4005b8:	7033      	strb	r3, [r6, #0]
  4005ba:	e7dd      	b.n	400578 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4005bc:	461f      	mov	r7, r3
  4005be:	4d25      	ldr	r5, [pc, #148]	; (400654 <usart_serial_getchar+0x100>)
  4005c0:	a901      	add	r1, sp, #4
  4005c2:	4638      	mov	r0, r7
  4005c4:	47a8      	blx	r5
  4005c6:	2800      	cmp	r0, #0
  4005c8:	d1fa      	bne.n	4005c0 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4005ca:	9b01      	ldr	r3, [sp, #4]
  4005cc:	7033      	strb	r3, [r6, #0]
  4005ce:	e7d6      	b.n	40057e <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
  4005d0:	461f      	mov	r7, r3
  4005d2:	4d20      	ldr	r5, [pc, #128]	; (400654 <usart_serial_getchar+0x100>)
  4005d4:	a901      	add	r1, sp, #4
  4005d6:	4638      	mov	r0, r7
  4005d8:	47a8      	blx	r5
  4005da:	2800      	cmp	r0, #0
  4005dc:	d1fa      	bne.n	4005d4 <usart_serial_getchar+0x80>
		*data = (uint8_t)(val & 0xFF);
  4005de:	9b01      	ldr	r3, [sp, #4]
  4005e0:	7033      	strb	r3, [r6, #0]
  4005e2:	e7cf      	b.n	400584 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4005e4:	461f      	mov	r7, r3
  4005e6:	4d1b      	ldr	r5, [pc, #108]	; (400654 <usart_serial_getchar+0x100>)
  4005e8:	a901      	add	r1, sp, #4
  4005ea:	4638      	mov	r0, r7
  4005ec:	47a8      	blx	r5
  4005ee:	2800      	cmp	r0, #0
  4005f0:	d1fa      	bne.n	4005e8 <usart_serial_getchar+0x94>
		*data = (uint8_t)(val & 0xFF);
  4005f2:	9b01      	ldr	r3, [sp, #4]
  4005f4:	7033      	strb	r3, [r6, #0]
  4005f6:	e7c8      	b.n	40058a <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4005f8:	461d      	mov	r5, r3
  4005fa:	4c16      	ldr	r4, [pc, #88]	; (400654 <usart_serial_getchar+0x100>)
  4005fc:	a901      	add	r1, sp, #4
  4005fe:	4628      	mov	r0, r5
  400600:	47a0      	blx	r4
  400602:	2800      	cmp	r0, #0
  400604:	d1fa      	bne.n	4005fc <usart_serial_getchar+0xa8>
		*data = (uint8_t)(val & 0xFF);
  400606:	9b01      	ldr	r3, [sp, #4]
  400608:	7033      	strb	r3, [r6, #0]
  40060a:	e7c1      	b.n	400590 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
  40060c:	461d      	mov	r5, r3
  40060e:	4c11      	ldr	r4, [pc, #68]	; (400654 <usart_serial_getchar+0x100>)
  400610:	a901      	add	r1, sp, #4
  400612:	4628      	mov	r0, r5
  400614:	47a0      	blx	r4
  400616:	2800      	cmp	r0, #0
  400618:	d1fa      	bne.n	400610 <usart_serial_getchar+0xbc>
		*data = (uint8_t)(val & 0xFF);
  40061a:	9b01      	ldr	r3, [sp, #4]
  40061c:	7033      	strb	r3, [r6, #0]
  40061e:	e7b7      	b.n	400590 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
  400620:	461d      	mov	r5, r3
  400622:	4c0c      	ldr	r4, [pc, #48]	; (400654 <usart_serial_getchar+0x100>)
  400624:	a901      	add	r1, sp, #4
  400626:	4628      	mov	r0, r5
  400628:	47a0      	blx	r4
  40062a:	2800      	cmp	r0, #0
  40062c:	d1fa      	bne.n	400624 <usart_serial_getchar+0xd0>
		*data = (uint8_t)(val & 0xFF);
  40062e:	9b01      	ldr	r3, [sp, #4]
  400630:	7033      	strb	r3, [r6, #0]
}
  400632:	e7ad      	b.n	400590 <usart_serial_getchar+0x3c>
  400634:	4000c200 	.word	0x4000c200
  400638:	40020200 	.word	0x40020200
  40063c:	40024200 	.word	0x40024200
  400640:	40018200 	.word	0x40018200
  400644:	4001c200 	.word	0x4001c200
  400648:	40008200 	.word	0x40008200
  40064c:	40040200 	.word	0x40040200
  400650:	40034200 	.word	0x40034200
  400654:	00400e55 	.word	0x00400e55

00400658 <usart_serial_putchar>:
{
  400658:	b570      	push	{r4, r5, r6, lr}
  40065a:	460c      	mov	r4, r1
	if (USART0 == p_usart) {
  40065c:	4b30      	ldr	r3, [pc, #192]	; (400720 <usart_serial_putchar+0xc8>)
  40065e:	4298      	cmp	r0, r3
  400660:	d016      	beq.n	400690 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
  400662:	4b30      	ldr	r3, [pc, #192]	; (400724 <usart_serial_putchar+0xcc>)
  400664:	4298      	cmp	r0, r3
  400666:	d01c      	beq.n	4006a2 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
  400668:	4b2f      	ldr	r3, [pc, #188]	; (400728 <usart_serial_putchar+0xd0>)
  40066a:	4298      	cmp	r0, r3
  40066c:	d022      	beq.n	4006b4 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
  40066e:	4b2f      	ldr	r3, [pc, #188]	; (40072c <usart_serial_putchar+0xd4>)
  400670:	4298      	cmp	r0, r3
  400672:	d028      	beq.n	4006c6 <usart_serial_putchar+0x6e>
	if (USART4 == p_usart) {
  400674:	4b2e      	ldr	r3, [pc, #184]	; (400730 <usart_serial_putchar+0xd8>)
  400676:	4298      	cmp	r0, r3
  400678:	d02e      	beq.n	4006d8 <usart_serial_putchar+0x80>
	if (USART5 == p_usart) {
  40067a:	4b2e      	ldr	r3, [pc, #184]	; (400734 <usart_serial_putchar+0xdc>)
  40067c:	4298      	cmp	r0, r3
  40067e:	d034      	beq.n	4006ea <usart_serial_putchar+0x92>
	if (USART6 == p_usart) {
  400680:	4b2d      	ldr	r3, [pc, #180]	; (400738 <usart_serial_putchar+0xe0>)
  400682:	4298      	cmp	r0, r3
  400684:	d03a      	beq.n	4006fc <usart_serial_putchar+0xa4>
	if (USART7 == p_usart) {
  400686:	4b2d      	ldr	r3, [pc, #180]	; (40073c <usart_serial_putchar+0xe4>)
  400688:	4298      	cmp	r0, r3
  40068a:	d040      	beq.n	40070e <usart_serial_putchar+0xb6>
	return 0;
  40068c:	2000      	movs	r0, #0
}
  40068e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400690:	461e      	mov	r6, r3
  400692:	4d2b      	ldr	r5, [pc, #172]	; (400740 <usart_serial_putchar+0xe8>)
  400694:	4621      	mov	r1, r4
  400696:	4630      	mov	r0, r6
  400698:	47a8      	blx	r5
  40069a:	2800      	cmp	r0, #0
  40069c:	d1fa      	bne.n	400694 <usart_serial_putchar+0x3c>
		return 1;
  40069e:	2001      	movs	r0, #1
  4006a0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006a2:	461e      	mov	r6, r3
  4006a4:	4d26      	ldr	r5, [pc, #152]	; (400740 <usart_serial_putchar+0xe8>)
  4006a6:	4621      	mov	r1, r4
  4006a8:	4630      	mov	r0, r6
  4006aa:	47a8      	blx	r5
  4006ac:	2800      	cmp	r0, #0
  4006ae:	d1fa      	bne.n	4006a6 <usart_serial_putchar+0x4e>
		return 1;
  4006b0:	2001      	movs	r0, #1
  4006b2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006b4:	461e      	mov	r6, r3
  4006b6:	4d22      	ldr	r5, [pc, #136]	; (400740 <usart_serial_putchar+0xe8>)
  4006b8:	4621      	mov	r1, r4
  4006ba:	4630      	mov	r0, r6
  4006bc:	47a8      	blx	r5
  4006be:	2800      	cmp	r0, #0
  4006c0:	d1fa      	bne.n	4006b8 <usart_serial_putchar+0x60>
		return 1;
  4006c2:	2001      	movs	r0, #1
  4006c4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006c6:	461e      	mov	r6, r3
  4006c8:	4d1d      	ldr	r5, [pc, #116]	; (400740 <usart_serial_putchar+0xe8>)
  4006ca:	4621      	mov	r1, r4
  4006cc:	4630      	mov	r0, r6
  4006ce:	47a8      	blx	r5
  4006d0:	2800      	cmp	r0, #0
  4006d2:	d1fa      	bne.n	4006ca <usart_serial_putchar+0x72>
		return 1;
  4006d4:	2001      	movs	r0, #1
  4006d6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006d8:	461e      	mov	r6, r3
  4006da:	4d19      	ldr	r5, [pc, #100]	; (400740 <usart_serial_putchar+0xe8>)
  4006dc:	4621      	mov	r1, r4
  4006de:	4630      	mov	r0, r6
  4006e0:	47a8      	blx	r5
  4006e2:	2800      	cmp	r0, #0
  4006e4:	d1fa      	bne.n	4006dc <usart_serial_putchar+0x84>
		return 1;
  4006e6:	2001      	movs	r0, #1
  4006e8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006ea:	461e      	mov	r6, r3
  4006ec:	4d14      	ldr	r5, [pc, #80]	; (400740 <usart_serial_putchar+0xe8>)
  4006ee:	4621      	mov	r1, r4
  4006f0:	4630      	mov	r0, r6
  4006f2:	47a8      	blx	r5
  4006f4:	2800      	cmp	r0, #0
  4006f6:	d1fa      	bne.n	4006ee <usart_serial_putchar+0x96>
		return 1;
  4006f8:	2001      	movs	r0, #1
  4006fa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4006fc:	461e      	mov	r6, r3
  4006fe:	4d10      	ldr	r5, [pc, #64]	; (400740 <usart_serial_putchar+0xe8>)
  400700:	4621      	mov	r1, r4
  400702:	4630      	mov	r0, r6
  400704:	47a8      	blx	r5
  400706:	2800      	cmp	r0, #0
  400708:	d1fa      	bne.n	400700 <usart_serial_putchar+0xa8>
		return 1;
  40070a:	2001      	movs	r0, #1
  40070c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40070e:	461e      	mov	r6, r3
  400710:	4d0b      	ldr	r5, [pc, #44]	; (400740 <usart_serial_putchar+0xe8>)
  400712:	4621      	mov	r1, r4
  400714:	4630      	mov	r0, r6
  400716:	47a8      	blx	r5
  400718:	2800      	cmp	r0, #0
  40071a:	d1fa      	bne.n	400712 <usart_serial_putchar+0xba>
		return 1;
  40071c:	2001      	movs	r0, #1
  40071e:	bd70      	pop	{r4, r5, r6, pc}
  400720:	4000c200 	.word	0x4000c200
  400724:	40020200 	.word	0x40020200
  400728:	40024200 	.word	0x40024200
  40072c:	40018200 	.word	0x40018200
  400730:	4001c200 	.word	0x4001c200
  400734:	40008200 	.word	0x40008200
  400738:	40040200 	.word	0x40040200
  40073c:	40034200 	.word	0x40034200
  400740:	00400e41 	.word	0x00400e41

00400744 <uart_cli_init>:
#include <string.h>
#include <tc.h>

extern int sysclk;

void uart_cli_init(){
  400744:	b570      	push	{r4, r5, r6, lr}
  400746:	b086      	sub	sp, #24
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400748:	2007      	movs	r0, #7
  40074a:	4b1a      	ldr	r3, [pc, #104]	; (4007b4 <uart_cli_init+0x70>)
  40074c:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40074e:	4d1a      	ldr	r5, [pc, #104]	; (4007b8 <uart_cli_init+0x74>)
  400750:	4b1a      	ldr	r3, [pc, #104]	; (4007bc <uart_cli_init+0x78>)
  400752:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400754:	4a1a      	ldr	r2, [pc, #104]	; (4007c0 <uart_cli_init+0x7c>)
  400756:	4b1b      	ldr	r3, [pc, #108]	; (4007c4 <uart_cli_init+0x80>)
  400758:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40075a:	4a1b      	ldr	r2, [pc, #108]	; (4007c8 <uart_cli_init+0x84>)
  40075c:	4b1b      	ldr	r3, [pc, #108]	; (4007cc <uart_cli_init+0x88>)
  40075e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400760:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400764:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400766:	23c0      	movs	r3, #192	; 0xc0
  400768:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  40076a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40076e:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400770:	2400      	movs	r4, #0
  400772:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400774:	9404      	str	r4, [sp, #16]
		flexcom_enable(FLEXCOM7);
  400776:	4e16      	ldr	r6, [pc, #88]	; (4007d0 <uart_cli_init+0x8c>)
  400778:	4630      	mov	r0, r6
  40077a:	4b16      	ldr	r3, [pc, #88]	; (4007d4 <uart_cli_init+0x90>)
  40077c:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM7, FLEXCOM_USART);
  40077e:	2101      	movs	r1, #1
  400780:	4630      	mov	r0, r6
  400782:	4b15      	ldr	r3, [pc, #84]	; (4007d8 <uart_cli_init+0x94>)
  400784:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  400786:	4a15      	ldr	r2, [pc, #84]	; (4007dc <uart_cli_init+0x98>)
  400788:	4669      	mov	r1, sp
  40078a:	4628      	mov	r0, r5
  40078c:	4b14      	ldr	r3, [pc, #80]	; (4007e0 <uart_cli_init+0x9c>)
  40078e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400790:	4628      	mov	r0, r5
  400792:	4b14      	ldr	r3, [pc, #80]	; (4007e4 <uart_cli_init+0xa0>)
  400794:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400796:	4628      	mov	r0, r5
  400798:	4b13      	ldr	r3, [pc, #76]	; (4007e8 <uart_cli_init+0xa4>)
  40079a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40079c:	4e13      	ldr	r6, [pc, #76]	; (4007ec <uart_cli_init+0xa8>)
  40079e:	6833      	ldr	r3, [r6, #0]
  4007a0:	4621      	mov	r1, r4
  4007a2:	6898      	ldr	r0, [r3, #8]
  4007a4:	4d12      	ldr	r5, [pc, #72]	; (4007f0 <uart_cli_init+0xac>)
  4007a6:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4007a8:	6833      	ldr	r3, [r6, #0]
  4007aa:	4621      	mov	r1, r4
  4007ac:	6858      	ldr	r0, [r3, #4]
  4007ae:	47a8      	blx	r5

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
}
  4007b0:	b006      	add	sp, #24
  4007b2:	bd70      	pop	{r4, r5, r6, pc}
  4007b4:	004012f5 	.word	0x004012f5
  4007b8:	40034200 	.word	0x40034200
  4007bc:	200003c0 	.word	0x200003c0
  4007c0:	00400659 	.word	0x00400659
  4007c4:	200003bc 	.word	0x200003bc
  4007c8:	00400555 	.word	0x00400555
  4007cc:	200003b8 	.word	0x200003b8
  4007d0:	40034000 	.word	0x40034000
  4007d4:	00400aad 	.word	0x00400aad
  4007d8:	00400c39 	.word	0x00400c39
  4007dc:	07270000 	.word	0x07270000
  4007e0:	00400de1 	.word	0x00400de1
  4007e4:	00400e35 	.word	0x00400e35
  4007e8:	00400e3b 	.word	0x00400e3b
  4007ec:	2000009c 	.word	0x2000009c
  4007f0:	00403849 	.word	0x00403849

004007f4 <uart_cli_read_command>:

void uart_cli_read_choice(int* choice){
	
}

void uart_cli_read_command(void){
  4007f4:	b530      	push	{r4, r5, lr}
  4007f6:	b083      	sub	sp, #12
	struct Command command;
	scanf("%c %d", &command.name, (int)&command.value);
  4007f8:	aa01      	add	r2, sp, #4
  4007fa:	4669      	mov	r1, sp
  4007fc:	4816      	ldr	r0, [pc, #88]	; (400858 <uart_cli_read_command+0x64>)
  4007fe:	4b17      	ldr	r3, [pc, #92]	; (40085c <uart_cli_read_command+0x68>)
  400800:	4798      	blx	r3
	fflush(stdin);
  400802:	4b17      	ldr	r3, [pc, #92]	; (400860 <uart_cli_read_command+0x6c>)
  400804:	681b      	ldr	r3, [r3, #0]
  400806:	6858      	ldr	r0, [r3, #4]
  400808:	4b16      	ldr	r3, [pc, #88]	; (400864 <uart_cli_read_command+0x70>)
  40080a:	4798      	blx	r3
	switch(command.name){
  40080c:	f89d 3000 	ldrb.w	r3, [sp]
  400810:	2b41      	cmp	r3, #65	; 0x41
  400812:	d005      	beq.n	400820 <uart_cli_read_command+0x2c>
  400814:	2b43      	cmp	r3, #67	; 0x43
  400816:	d012      	beq.n	40083e <uart_cli_read_command+0x4a>
			tc_stop(TC0, 1);
			TC0->TC_CHANNEL[1].TC_RC = command.value;
			tc_start(TC0, 1);
			break;
		default:
			printf("command unrecognised\n");
  400818:	4813      	ldr	r0, [pc, #76]	; (400868 <uart_cli_read_command+0x74>)
  40081a:	4b14      	ldr	r3, [pc, #80]	; (40086c <uart_cli_read_command+0x78>)
  40081c:	4798      	blx	r3
			break;
  40081e:	e002      	b.n	400826 <uart_cli_read_command+0x32>
			TC0->TC_CHANNEL[1].TC_RA = command.value;
  400820:	4b13      	ldr	r3, [pc, #76]	; (400870 <uart_cli_read_command+0x7c>)
  400822:	9a01      	ldr	r2, [sp, #4]
  400824:	655a      	str	r2, [r3, #84]	; 0x54
	}
	
	printf("RC : %d\n",TC0->TC_CHANNEL[1].TC_RC);
  400826:	4d12      	ldr	r5, [pc, #72]	; (400870 <uart_cli_read_command+0x7c>)
  400828:	6de9      	ldr	r1, [r5, #92]	; 0x5c
  40082a:	4812      	ldr	r0, [pc, #72]	; (400874 <uart_cli_read_command+0x80>)
  40082c:	4c0f      	ldr	r4, [pc, #60]	; (40086c <uart_cli_read_command+0x78>)
  40082e:	47a0      	blx	r4
	printf("RA : %d\n",TC0->TC_CHANNEL[1].TC_RA);
  400830:	6d69      	ldr	r1, [r5, #84]	; 0x54
  400832:	4811      	ldr	r0, [pc, #68]	; (400878 <uart_cli_read_command+0x84>)
  400834:	47a0      	blx	r4
	printf("\n");
  400836:	4811      	ldr	r0, [pc, #68]	; (40087c <uart_cli_read_command+0x88>)
  400838:	47a0      	blx	r4
}
  40083a:	b003      	add	sp, #12
  40083c:	bd30      	pop	{r4, r5, pc}
			tc_stop(TC0, 1);
  40083e:	4c0c      	ldr	r4, [pc, #48]	; (400870 <uart_cli_read_command+0x7c>)
  400840:	2101      	movs	r1, #1
  400842:	4620      	mov	r0, r4
  400844:	4b0e      	ldr	r3, [pc, #56]	; (400880 <uart_cli_read_command+0x8c>)
  400846:	4798      	blx	r3
			TC0->TC_CHANNEL[1].TC_RC = command.value;
  400848:	9b01      	ldr	r3, [sp, #4]
  40084a:	65e3      	str	r3, [r4, #92]	; 0x5c
			tc_start(TC0, 1);
  40084c:	2101      	movs	r1, #1
  40084e:	4620      	mov	r0, r4
  400850:	4b0c      	ldr	r3, [pc, #48]	; (400884 <uart_cli_read_command+0x90>)
  400852:	4798      	blx	r3
			break;
  400854:	e7e7      	b.n	400826 <uart_cli_read_command+0x32>
  400856:	bf00      	nop
  400858:	00406940 	.word	0x00406940
  40085c:	00403819 	.word	0x00403819
  400860:	2000009c 	.word	0x2000009c
  400864:	00402b51 	.word	0x00402b51
  400868:	00406948 	.word	0x00406948
  40086c:	004037c9 	.word	0x004037c9
  400870:	40010000 	.word	0x40010000
  400874:	004068cc 	.word	0x004068cc
  400878:	004068d8 	.word	0x004068d8
  40087c:	004068f4 	.word	0x004068f4
  400880:	00400cdf 	.word	0x00400cdf
  400884:	00400cd7 	.word	0x00400cd7

00400888 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40088c:	b980      	cbnz	r0, 4008b0 <_read+0x28>
  40088e:	460c      	mov	r4, r1
  400890:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400892:	2a00      	cmp	r2, #0
  400894:	dd0f      	ble.n	4008b6 <_read+0x2e>
  400896:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400898:	4e08      	ldr	r6, [pc, #32]	; (4008bc <_read+0x34>)
  40089a:	4d09      	ldr	r5, [pc, #36]	; (4008c0 <_read+0x38>)
  40089c:	6830      	ldr	r0, [r6, #0]
  40089e:	4621      	mov	r1, r4
  4008a0:	682b      	ldr	r3, [r5, #0]
  4008a2:	4798      	blx	r3
		ptr++;
  4008a4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4008a6:	42bc      	cmp	r4, r7
  4008a8:	d1f8      	bne.n	40089c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4008aa:	4640      	mov	r0, r8
  4008ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008b0:	f04f 38ff 	mov.w	r8, #4294967295
  4008b4:	e7f9      	b.n	4008aa <_read+0x22>
	for (; len > 0; --len) {
  4008b6:	4680      	mov	r8, r0
  4008b8:	e7f7      	b.n	4008aa <_read+0x22>
  4008ba:	bf00      	nop
  4008bc:	200003c0 	.word	0x200003c0
  4008c0:	200003b8 	.word	0x200003b8

004008c4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4008c4:	3801      	subs	r0, #1
  4008c6:	2802      	cmp	r0, #2
  4008c8:	d815      	bhi.n	4008f6 <_write+0x32>
{
  4008ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008ce:	460e      	mov	r6, r1
  4008d0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4008d2:	b19a      	cbz	r2, 4008fc <_write+0x38>
  4008d4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4008d6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400910 <_write+0x4c>
  4008da:	4f0c      	ldr	r7, [pc, #48]	; (40090c <_write+0x48>)
  4008dc:	f8d8 0000 	ldr.w	r0, [r8]
  4008e0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008e4:	683b      	ldr	r3, [r7, #0]
  4008e6:	4798      	blx	r3
  4008e8:	2800      	cmp	r0, #0
  4008ea:	db0a      	blt.n	400902 <_write+0x3e>
  4008ec:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008ee:	3c01      	subs	r4, #1
  4008f0:	d1f4      	bne.n	4008dc <_write+0x18>
  4008f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008f6:	f04f 30ff 	mov.w	r0, #4294967295
  4008fa:	4770      	bx	lr
	for (; len != 0; --len) {
  4008fc:	4610      	mov	r0, r2
  4008fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400902:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40090a:	bf00      	nop
  40090c:	200003bc 	.word	0x200003bc
  400910:	200003c0 	.word	0x200003c0

00400914 <adc_get_config_defaults>:
{
	/* Sanity check argument. */
	Assert(cfg);

#if SAMG55
	cfg->resolution = ADC_12_BITS;
  400914:	2300      	movs	r3, #0
  400916:	6003      	str	r3, [r0, #0]
#else
	cfg->resolution = ADC_10_BITS;
#endif
	cfg->mck = sysclk_get_cpu_hz();
  400918:	4a06      	ldr	r2, [pc, #24]	; (400934 <adc_get_config_defaults+0x20>)
  40091a:	6042      	str	r2, [r0, #4]
	cfg->adc_clock = 6000000UL;
  40091c:	4a06      	ldr	r2, [pc, #24]	; (400938 <adc_get_config_defaults+0x24>)
  40091e:	6082      	str	r2, [r0, #8]
	cfg->startup_time = ADC_STARTUP_TIME_4;
  400920:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400924:	60c2      	str	r2, [r0, #12]
	cfg->tracktim = 2;
  400926:	2202      	movs	r2, #2
  400928:	7402      	strb	r2, [r0, #16]
	cfg->transfer = 2;
  40092a:	7442      	strb	r2, [r0, #17]
	cfg->useq = false;
  40092c:	7483      	strb	r3, [r0, #18]
	cfg->tag = false;
  40092e:	74c3      	strb	r3, [r0, #19]
	cfg->aste = false;
  400930:	7503      	strb	r3, [r0, #20]
  400932:	4770      	bx	lr
  400934:	07270000 	.word	0x07270000
  400938:	005b8d80 	.word	0x005b8d80

0040093c <adc_init>:
	return adc->ADC_ISR;
  40093c:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code adc_init(Adc *const adc, struct adc_config *config)
{
	Assert(adc);
	Assert(config);

	if ((adc_get_interrupt_status(adc) & ADC_ISR_DRDY) == ADC_ISR_DRDY) {
  40093e:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400942:	d001      	beq.n	400948 <adc_init+0xc>
		return STATUS_ERR_BUSY;
  400944:	2019      	movs	r0, #25
  400946:	4770      	bx	lr
{
  400948:	b430      	push	{r4, r5}
	}

	/* Reset and configure the ADC module */
	adc->ADC_CR = ADC_CR_SWRST;
  40094a:	2201      	movs	r2, #1
  40094c:	6002      	str	r2, [r0, #0]
	reg =  (config->useq ? ADC_MR_USEQ_REG_ORDER : 0) |
  40094e:	7c8a      	ldrb	r2, [r1, #18]
  400950:	2a00      	cmp	r2, #0
  400952:	bf18      	it	ne
  400954:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
			ADC_MR_TRACKTIM(config->tracktim) |
  400958:	7c0a      	ldrb	r2, [r1, #16]
  40095a:	0612      	lsls	r2, r2, #24
  40095c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
			ADC_MR_TRANSFER(config->transfer) |
  400960:	7c4c      	ldrb	r4, [r1, #17]
  400962:	0724      	lsls	r4, r4, #28
  400964:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg =  (config->useq ? ADC_MR_USEQ_REG_ORDER : 0) |
  400968:	4322      	orrs	r2, r4
  40096a:	68cc      	ldr	r4, [r1, #12]
  40096c:	4322      	orrs	r2, r4
			ADC_MR_PRESCAL(config->mck /
  40096e:	688c      	ldr	r4, [r1, #8]
  400970:	0065      	lsls	r5, r4, #1
  400972:	684c      	ldr	r4, [r1, #4]
  400974:	fbb4 f4f5 	udiv	r4, r4, r5
  400978:	3c01      	subs	r4, #1
  40097a:	0224      	lsls	r4, r4, #8
  40097c:	b2a4      	uxth	r4, r4
	reg =  (config->useq ? ADC_MR_USEQ_REG_ORDER : 0) |
  40097e:	4322      	orrs	r2, r4
  400980:	4313      	orrs	r3, r2
	adc->ADC_MR = reg;
  400982:	6043      	str	r3, [r0, #4]
	adc->ADC_EMR = (config->tag ? ADC_EMR_TAG : 0) |
  400984:	7ccb      	ldrb	r3, [r1, #19]
  400986:	2b00      	cmp	r3, #0
  400988:	bf14      	ite	ne
  40098a:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  40098e:	2300      	moveq	r3, #0
			(config->aste ? ADC_EMR_ASTE_SINGLE_TRIG_AVERAGE : 0);
  400990:	7d0a      	ldrb	r2, [r1, #20]
  400992:	2a00      	cmp	r2, #0
  400994:	bf14      	ite	ne
  400996:	f44f 1280 	movne.w	r2, #1048576	; 0x100000
  40099a:	2200      	moveq	r2, #0
	adc->ADC_EMR = (config->tag ? ADC_EMR_TAG : 0) |
  40099c:	4313      	orrs	r3, r2
  40099e:	6403      	str	r3, [r0, #64]	; 0x40
 */
void adc_set_resolution(Adc *const adc,
		const enum adc_resolution res)
{
#if SAMG55
	adc->ADC_EMR |= res;
  4009a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4009a2:	680a      	ldr	r2, [r1, #0]
  4009a4:	4313      	orrs	r3, r2
  4009a6:	6403      	str	r3, [r0, #64]	; 0x40
  4009a8:	4b05      	ldr	r3, [pc, #20]	; (4009c0 <adc_init+0x84>)
  4009aa:	f103 0160 	add.w	r1, r3, #96	; 0x60
		adc_callback_pointer[i] = 0;
  4009ae:	2200      	movs	r2, #0
  4009b0:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < ADC_NUM_OF_INTERRUPT_SOURCE; i++) {
  4009b4:	428b      	cmp	r3, r1
  4009b6:	d1fb      	bne.n	4009b0 <adc_init+0x74>
	return STATUS_OK;
  4009b8:	2000      	movs	r0, #0
}
  4009ba:	bc30      	pop	{r4, r5}
  4009bc:	4770      	bx	lr
  4009be:	bf00      	nop
  4009c0:	200003c0 	.word	0x200003c0

004009c4 <adc_set_resolution>:
	adc->ADC_EMR |= res;
  4009c4:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4009c6:	4319      	orrs	r1, r3
  4009c8:	6401      	str	r1, [r0, #64]	; 0x40
  4009ca:	4770      	bx	lr

004009cc <adc_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *const adc,
		enum adc_interrupt_source interrupt_source)
{
	if (interrupt_source == ADC_INTERRUPT_ALL) {
  4009cc:	f1b1 3fff 	cmp.w	r1, #4294967295
		adc->ADC_IER = ADC_INTERRUPT_ALL;
  4009d0:	bf0e      	itee	eq
  4009d2:	f04f 33ff 	moveq.w	r3, #4294967295
		return;
	} else {
		adc->ADC_IER = adc_interrupt_mask[interrupt_source];
  4009d6:	4b02      	ldrne	r3, [pc, #8]	; (4009e0 <adc_enable_interrupt+0x14>)
  4009d8:	f853 3021 	ldrne.w	r3, [r3, r1, lsl #2]
  4009dc:	6243      	str	r3, [r0, #36]	; 0x24
  4009de:	4770      	bx	lr
  4009e0:	00406960 	.word	0x00406960

004009e4 <adc_set_callback>:
{
  4009e4:	b510      	push	{r4, lr}
	adc_callback_pointer[source] = callback;
  4009e6:	4c08      	ldr	r4, [pc, #32]	; (400a08 <adc_set_callback+0x24>)
  4009e8:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009ec:	4a07      	ldr	r2, [pc, #28]	; (400a0c <adc_set_callback+0x28>)
  4009ee:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4009f2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4009f6:	011b      	lsls	r3, r3, #4
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009fe:	6014      	str	r4, [r2, #0]
	adc_enable_interrupt(adc, source);
  400a00:	4b03      	ldr	r3, [pc, #12]	; (400a10 <adc_set_callback+0x2c>)
  400a02:	4798      	blx	r3
  400a04:	bd10      	pop	{r4, pc}
  400a06:	bf00      	nop
  400a08:	200003c4 	.word	0x200003c4
  400a0c:	e000e100 	.word	0xe000e100
  400a10:	004009cd 	.word	0x004009cd

00400a14 <ADC_Handler>:

/**
 * \brief Interrupt handler for ADC.
 */
void ADC_Handler(void)
{
  400a14:	b570      	push	{r4, r5, r6, lr}
  400a16:	b082      	sub	sp, #8
  400a18:	4b0b      	ldr	r3, [pc, #44]	; (400a48 <ADC_Handler+0x34>)
  400a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	status = adc_get_interrupt_status(adc);
  400a1c:	9301      	str	r3, [sp, #4]
  400a1e:	4e0b      	ldr	r6, [pc, #44]	; (400a4c <ADC_Handler+0x38>)
  400a20:	1f34      	subs	r4, r6, #4
  400a22:	4d0b      	ldr	r5, [pc, #44]	; (400a50 <ADC_Handler+0x3c>)
  400a24:	365c      	adds	r6, #92	; 0x5c
  400a26:	e002      	b.n	400a2e <ADC_Handler+0x1a>
  400a28:	3504      	adds	r5, #4
	for (cnt = 0; cnt < ADC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a2a:	42b4      	cmp	r4, r6
  400a2c:	d009      	beq.n	400a42 <ADC_Handler+0x2e>
		if (status & adc_interrupt_mask[cnt]) {
  400a2e:	9a01      	ldr	r2, [sp, #4]
  400a30:	f854 3f04 	ldr.w	r3, [r4, #4]!
  400a34:	421a      	tst	r2, r3
  400a36:	d0f7      	beq.n	400a28 <ADC_Handler+0x14>
	if (adc_callback_pointer[source]) {
  400a38:	682b      	ldr	r3, [r5, #0]
  400a3a:	2b00      	cmp	r3, #0
  400a3c:	d0f4      	beq.n	400a28 <ADC_Handler+0x14>
		adc_callback_pointer[source]();
  400a3e:	4798      	blx	r3
  400a40:	e7f2      	b.n	400a28 <ADC_Handler+0x14>
	adc_process_callback(ADC);
}
  400a42:	b002      	add	sp, #8
  400a44:	bd70      	pop	{r4, r5, r6, pc}
  400a46:	bf00      	nop
  400a48:	40038000 	.word	0x40038000
  400a4c:	00406960 	.word	0x00406960
  400a50:	200003c4 	.word	0x200003c4

00400a54 <adc_enable>:
/**
 * \brief Enable ADC Module.
 *
 */
void adc_enable(void)
{
  400a54:	b500      	push	{lr}
  400a56:	b083      	sub	sp, #12
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  400a58:	201d      	movs	r0, #29
  400a5a:	4b11      	ldr	r3, [pc, #68]	; (400aa0 <adc_enable+0x4c>)
  400a5c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400a5e:	4b11      	ldr	r3, [pc, #68]	; (400aa4 <adc_enable+0x50>)
  400a60:	781b      	ldrb	r3, [r3, #0]
  400a62:	2bff      	cmp	r3, #255	; 0xff
  400a64:	d01a      	beq.n	400a9c <adc_enable+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400a66:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400a6a:	fab3 f383 	clz	r3, r3
  400a6e:	095b      	lsrs	r3, r3, #5
  400a70:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400a72:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400a74:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400a78:	2200      	movs	r2, #0
  400a7a:	4b0b      	ldr	r3, [pc, #44]	; (400aa8 <adc_enable+0x54>)
  400a7c:	701a      	strb	r2, [r3, #0]
	return flags;
  400a7e:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400a80:	4a08      	ldr	r2, [pc, #32]	; (400aa4 <adc_enable+0x50>)
  400a82:	7813      	ldrb	r3, [r2, #0]
  400a84:	3301      	adds	r3, #1
  400a86:	7013      	strb	r3, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a88:	b129      	cbz	r1, 400a96 <adc_enable+0x42>
		cpu_irq_enable();
  400a8a:	2201      	movs	r2, #1
  400a8c:	4b06      	ldr	r3, [pc, #24]	; (400aa8 <adc_enable+0x54>)
  400a8e:	701a      	strb	r2, [r3, #0]
  400a90:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400a94:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEP_MODE_ADC);
}
  400a96:	b003      	add	sp, #12
  400a98:	f85d fb04 	ldr.w	pc, [sp], #4
  400a9c:	e7fe      	b.n	400a9c <adc_enable+0x48>
  400a9e:	bf00      	nop
  400aa0:	004012f5 	.word	0x004012f5
  400aa4:	200003b0 	.word	0x200003b0
  400aa8:	20000094 	.word	0x20000094

00400aac <flexcom_enable>:
	if(sleepmgr_locks[mode] >= 0xff) {
  400aac:	4b54      	ldr	r3, [pc, #336]	; (400c00 <flexcom_enable+0x154>)
  400aae:	781b      	ldrb	r3, [r3, #0]
  400ab0:	2bff      	cmp	r3, #255	; 0xff
  400ab2:	d034      	beq.n	400b1e <flexcom_enable+0x72>
 *
 * \param p_flexcom  Pointer to a FLEXCOM instance.
 *
 */
void flexcom_enable(Flexcom *p_flexcom)
{
  400ab4:	b500      	push	{lr}
  400ab6:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400ab8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400abc:	fab3 f383 	clz	r3, r3
  400ac0:	095b      	lsrs	r3, r3, #5
  400ac2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400ac4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400ac6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400aca:	2200      	movs	r2, #0
  400acc:	4b4d      	ldr	r3, [pc, #308]	; (400c04 <flexcom_enable+0x158>)
  400ace:	701a      	strb	r2, [r3, #0]
	return flags;
  400ad0:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
  400ad2:	4a4b      	ldr	r2, [pc, #300]	; (400c00 <flexcom_enable+0x154>)
  400ad4:	7813      	ldrb	r3, [r2, #0]
  400ad6:	3301      	adds	r3, #1
  400ad8:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  400ada:	b129      	cbz	r1, 400ae8 <flexcom_enable+0x3c>
		cpu_irq_enable();
  400adc:	2201      	movs	r2, #1
  400ade:	4b49      	ldr	r3, [pc, #292]	; (400c04 <flexcom_enable+0x158>)
  400ae0:	701a      	strb	r2, [r3, #0]
  400ae2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ae6:	b662      	cpsie	i
#endif

	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);
	/* Enable PMC clock for FLEXCOM */
#ifdef ID_FLEXCOM7
	 if (p_flexcom == FLEXCOM7) {
  400ae8:	4a47      	ldr	r2, [pc, #284]	; (400c08 <flexcom_enable+0x15c>)
  400aea:	4290      	cmp	r0, r2
  400aec:	d018      	beq.n	400b20 <flexcom_enable+0x74>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM6
	if (p_flexcom == FLEXCOM6) {
  400aee:	4a47      	ldr	r2, [pc, #284]	; (400c0c <flexcom_enable+0x160>)
  400af0:	4290      	cmp	r0, r2
  400af2:	d023      	beq.n	400b3c <flexcom_enable+0x90>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM5
	if (p_flexcom == FLEXCOM5) {
  400af4:	4a46      	ldr	r2, [pc, #280]	; (400c10 <flexcom_enable+0x164>)
  400af6:	4290      	cmp	r0, r2
  400af8:	d02e      	beq.n	400b58 <flexcom_enable+0xac>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM4
	if (p_flexcom == FLEXCOM4) {
  400afa:	4a46      	ldr	r2, [pc, #280]	; (400c14 <flexcom_enable+0x168>)
  400afc:	4290      	cmp	r0, r2
  400afe:	d039      	beq.n	400b74 <flexcom_enable+0xc8>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM3
	if (p_flexcom == FLEXCOM3) {
  400b00:	4a45      	ldr	r2, [pc, #276]	; (400c18 <flexcom_enable+0x16c>)
  400b02:	4290      	cmp	r0, r2
  400b04:	d044      	beq.n	400b90 <flexcom_enable+0xe4>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM2
	if (p_flexcom == FLEXCOM2) {
  400b06:	4a45      	ldr	r2, [pc, #276]	; (400c1c <flexcom_enable+0x170>)
  400b08:	4290      	cmp	r0, r2
  400b0a:	d04f      	beq.n	400bac <flexcom_enable+0x100>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM1
	if (p_flexcom == FLEXCOM1) {
  400b0c:	4a44      	ldr	r2, [pc, #272]	; (400c20 <flexcom_enable+0x174>)
  400b0e:	4290      	cmp	r0, r2
  400b10:	d05a      	beq.n	400bc8 <flexcom_enable+0x11c>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM0
	if (p_flexcom == FLEXCOM0) {
  400b12:	4a44      	ldr	r2, [pc, #272]	; (400c24 <flexcom_enable+0x178>)
  400b14:	4290      	cmp	r0, r2
  400b16:	d065      	beq.n	400be4 <flexcom_enable+0x138>
	} else
#endif
	{
		Assert(false);
	}
}
  400b18:	b003      	add	sp, #12
  400b1a:	f85d fb04 	ldr.w	pc, [sp], #4
  400b1e:	e7fe      	b.n	400b1e <flexcom_enable+0x72>
  400b20:	2007      	movs	r0, #7
  400b22:	4b41      	ldr	r3, [pc, #260]	; (400c28 <flexcom_enable+0x17c>)
  400b24:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_7);
  400b26:	2007      	movs	r0, #7
  400b28:	4b40      	ldr	r3, [pc, #256]	; (400c2c <flexcom_enable+0x180>)
  400b2a:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400b2c:	2100      	movs	r1, #0
  400b2e:	2007      	movs	r0, #7
  400b30:	4b3f      	ldr	r3, [pc, #252]	; (400c30 <flexcom_enable+0x184>)
  400b32:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400b34:	2007      	movs	r0, #7
  400b36:	4b3f      	ldr	r3, [pc, #252]	; (400c34 <flexcom_enable+0x188>)
  400b38:	4798      	blx	r3
  400b3a:	e7ed      	b.n	400b18 <flexcom_enable+0x6c>
  400b3c:	2016      	movs	r0, #22
  400b3e:	4b3a      	ldr	r3, [pc, #232]	; (400c28 <flexcom_enable+0x17c>)
  400b40:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_7);
  400b42:	2007      	movs	r0, #7
  400b44:	4b39      	ldr	r3, [pc, #228]	; (400c2c <flexcom_enable+0x180>)
  400b46:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400b48:	2100      	movs	r1, #0
  400b4a:	2007      	movs	r0, #7
  400b4c:	4b38      	ldr	r3, [pc, #224]	; (400c30 <flexcom_enable+0x184>)
  400b4e:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400b50:	2007      	movs	r0, #7
  400b52:	4b38      	ldr	r3, [pc, #224]	; (400c34 <flexcom_enable+0x188>)
  400b54:	4798      	blx	r3
  400b56:	e7df      	b.n	400b18 <flexcom_enable+0x6c>
  400b58:	2015      	movs	r0, #21
  400b5a:	4b33      	ldr	r3, [pc, #204]	; (400c28 <flexcom_enable+0x17c>)
  400b5c:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_7);
  400b5e:	2007      	movs	r0, #7
  400b60:	4b32      	ldr	r3, [pc, #200]	; (400c2c <flexcom_enable+0x180>)
  400b62:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400b64:	2100      	movs	r1, #0
  400b66:	2007      	movs	r0, #7
  400b68:	4b31      	ldr	r3, [pc, #196]	; (400c30 <flexcom_enable+0x184>)
  400b6a:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400b6c:	2007      	movs	r0, #7
  400b6e:	4b31      	ldr	r3, [pc, #196]	; (400c34 <flexcom_enable+0x188>)
  400b70:	4798      	blx	r3
  400b72:	e7d1      	b.n	400b18 <flexcom_enable+0x6c>
  400b74:	2014      	movs	r0, #20
  400b76:	4b2c      	ldr	r3, [pc, #176]	; (400c28 <flexcom_enable+0x17c>)
  400b78:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_7);
  400b7a:	2007      	movs	r0, #7
  400b7c:	4b2b      	ldr	r3, [pc, #172]	; (400c2c <flexcom_enable+0x180>)
  400b7e:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400b80:	2100      	movs	r1, #0
  400b82:	2007      	movs	r0, #7
  400b84:	4b2a      	ldr	r3, [pc, #168]	; (400c30 <flexcom_enable+0x184>)
  400b86:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  400b88:	2007      	movs	r0, #7
  400b8a:	4b2a      	ldr	r3, [pc, #168]	; (400c34 <flexcom_enable+0x188>)
  400b8c:	4798      	blx	r3
  400b8e:	e7c3      	b.n	400b18 <flexcom_enable+0x6c>
  400b90:	2013      	movs	r0, #19
  400b92:	4b25      	ldr	r3, [pc, #148]	; (400c28 <flexcom_enable+0x17c>)
  400b94:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_6);
  400b96:	2006      	movs	r0, #6
  400b98:	4b24      	ldr	r3, [pc, #144]	; (400c2c <flexcom_enable+0x180>)
  400b9a:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  400b9c:	2100      	movs	r1, #0
  400b9e:	2006      	movs	r0, #6
  400ba0:	4b23      	ldr	r3, [pc, #140]	; (400c30 <flexcom_enable+0x184>)
  400ba2:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400ba4:	2006      	movs	r0, #6
  400ba6:	4b23      	ldr	r3, [pc, #140]	; (400c34 <flexcom_enable+0x188>)
  400ba8:	4798      	blx	r3
  400baa:	e7b5      	b.n	400b18 <flexcom_enable+0x6c>
  400bac:	200e      	movs	r0, #14
  400bae:	4b1e      	ldr	r3, [pc, #120]	; (400c28 <flexcom_enable+0x17c>)
  400bb0:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_6);
  400bb2:	2006      	movs	r0, #6
  400bb4:	4b1d      	ldr	r3, [pc, #116]	; (400c2c <flexcom_enable+0x180>)
  400bb6:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  400bb8:	2100      	movs	r1, #0
  400bba:	2006      	movs	r0, #6
  400bbc:	4b1c      	ldr	r3, [pc, #112]	; (400c30 <flexcom_enable+0x184>)
  400bbe:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400bc0:	2006      	movs	r0, #6
  400bc2:	4b1c      	ldr	r3, [pc, #112]	; (400c34 <flexcom_enable+0x188>)
  400bc4:	4798      	blx	r3
  400bc6:	e7a7      	b.n	400b18 <flexcom_enable+0x6c>
  400bc8:	2009      	movs	r0, #9
  400bca:	4b17      	ldr	r3, [pc, #92]	; (400c28 <flexcom_enable+0x17c>)
  400bcc:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_6);
  400bce:	2006      	movs	r0, #6
  400bd0:	4b16      	ldr	r3, [pc, #88]	; (400c2c <flexcom_enable+0x180>)
  400bd2:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  400bd4:	2100      	movs	r1, #0
  400bd6:	2006      	movs	r0, #6
  400bd8:	4b15      	ldr	r3, [pc, #84]	; (400c30 <flexcom_enable+0x184>)
  400bda:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400bdc:	2006      	movs	r0, #6
  400bde:	4b15      	ldr	r3, [pc, #84]	; (400c34 <flexcom_enable+0x188>)
  400be0:	4798      	blx	r3
  400be2:	e799      	b.n	400b18 <flexcom_enable+0x6c>
  400be4:	2008      	movs	r0, #8
  400be6:	4b10      	ldr	r3, [pc, #64]	; (400c28 <flexcom_enable+0x17c>)
  400be8:	4798      	blx	r3
		pmc_disable_pck(PMC_PCK_6);
  400bea:	2006      	movs	r0, #6
  400bec:	4b0f      	ldr	r3, [pc, #60]	; (400c2c <flexcom_enable+0x180>)
  400bee:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  400bf0:	2100      	movs	r1, #0
  400bf2:	2006      	movs	r0, #6
  400bf4:	4b0e      	ldr	r3, [pc, #56]	; (400c30 <flexcom_enable+0x184>)
  400bf6:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400bf8:	2006      	movs	r0, #6
  400bfa:	4b0e      	ldr	r3, [pc, #56]	; (400c34 <flexcom_enable+0x188>)
  400bfc:	4798      	blx	r3
}
  400bfe:	e78b      	b.n	400b18 <flexcom_enable+0x6c>
  400c00:	200003b0 	.word	0x200003b0
  400c04:	20000094 	.word	0x20000094
  400c08:	40034000 	.word	0x40034000
  400c0c:	40040000 	.word	0x40040000
  400c10:	40008000 	.word	0x40008000
  400c14:	4001c000 	.word	0x4001c000
  400c18:	40018000 	.word	0x40018000
  400c1c:	40024000 	.word	0x40024000
  400c20:	40020000 	.word	0x40020000
  400c24:	4000c000 	.word	0x4000c000
  400c28:	004012f5 	.word	0x004012f5
  400c2c:	004013d1 	.word	0x004013d1
  400c30:	00401381 	.word	0x00401381
  400c34:	004013bd 	.word	0x004013bd

00400c38 <flexcom_set_opmode>:
 * \param opmode  Opration mode.
 *
 */
void flexcom_set_opmode(Flexcom *p_flexcom, enum flexcom_opmode opmode)
{
	p_flexcom->FLEXCOM_MR = opmode;
  400c38:	6001      	str	r1, [r0, #0]
  400c3a:	4770      	bx	lr

00400c3c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c3c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c3e:	4770      	bx	lr

00400c40 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c40:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c42:	4770      	bx	lr

00400c44 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c48:	4604      	mov	r4, r0
  400c4a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c4c:	4b0e      	ldr	r3, [pc, #56]	; (400c88 <pio_handler_process+0x44>)
  400c4e:	4798      	blx	r3
  400c50:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c52:	4620      	mov	r0, r4
  400c54:	4b0d      	ldr	r3, [pc, #52]	; (400c8c <pio_handler_process+0x48>)
  400c56:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c58:	4005      	ands	r5, r0
  400c5a:	d013      	beq.n	400c84 <pio_handler_process+0x40>
  400c5c:	4c0c      	ldr	r4, [pc, #48]	; (400c90 <pio_handler_process+0x4c>)
  400c5e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c62:	e003      	b.n	400c6c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c64:	42b4      	cmp	r4, r6
  400c66:	d00d      	beq.n	400c84 <pio_handler_process+0x40>
  400c68:	3410      	adds	r4, #16
		while (status != 0) {
  400c6a:	b15d      	cbz	r5, 400c84 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c6c:	6820      	ldr	r0, [r4, #0]
  400c6e:	4540      	cmp	r0, r8
  400c70:	d1f8      	bne.n	400c64 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c72:	6861      	ldr	r1, [r4, #4]
  400c74:	4229      	tst	r1, r5
  400c76:	d0f5      	beq.n	400c64 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c78:	68e3      	ldr	r3, [r4, #12]
  400c7a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c7c:	6863      	ldr	r3, [r4, #4]
  400c7e:	ea25 0503 	bic.w	r5, r5, r3
  400c82:	e7ef      	b.n	400c64 <pio_handler_process+0x20>
  400c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c88:	00400c3d 	.word	0x00400c3d
  400c8c:	00400c41 	.word	0x00400c41
  400c90:	200002a0 	.word	0x200002a0

00400c94 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c94:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400c96:	210b      	movs	r1, #11
  400c98:	4801      	ldr	r0, [pc, #4]	; (400ca0 <PIOA_Handler+0xc>)
  400c9a:	4b02      	ldr	r3, [pc, #8]	; (400ca4 <PIOA_Handler+0x10>)
  400c9c:	4798      	blx	r3
  400c9e:	bd08      	pop	{r3, pc}
  400ca0:	400e0e00 	.word	0x400e0e00
  400ca4:	00400c45 	.word	0x00400c45

00400ca8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ca8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400caa:	210c      	movs	r1, #12
  400cac:	4801      	ldr	r0, [pc, #4]	; (400cb4 <PIOB_Handler+0xc>)
  400cae:	4b02      	ldr	r3, [pc, #8]	; (400cb8 <PIOB_Handler+0x10>)
  400cb0:	4798      	blx	r3
  400cb2:	bd08      	pop	{r3, pc}
  400cb4:	400e1000 	.word	0x400e1000
  400cb8:	00400c45 	.word	0x00400c45

00400cbc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400cbc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400cbe:	0189      	lsls	r1, r1, #6
  400cc0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400cc2:	2402      	movs	r4, #2
  400cc4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400cc6:	f04f 31ff 	mov.w	r1, #4294967295
  400cca:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400ccc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400cce:	605a      	str	r2, [r3, #4]
}
  400cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cd4:	4770      	bx	lr

00400cd6 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400cd6:	0189      	lsls	r1, r1, #6
  400cd8:	2305      	movs	r3, #5
  400cda:	5043      	str	r3, [r0, r1]
  400cdc:	4770      	bx	lr

00400cde <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400cde:	0189      	lsls	r1, r1, #6
  400ce0:	2302      	movs	r3, #2
  400ce2:	5043      	str	r3, [r0, r1]
  400ce4:	4770      	bx	lr

00400ce6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ce6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400cea:	6a08      	ldr	r0, [r1, #32]
}
  400cec:	4770      	bx	lr

00400cee <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400cee:	b4f0      	push	{r4, r5, r6, r7}
  400cf0:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400cf2:	2402      	movs	r4, #2
  400cf4:	9401      	str	r4, [sp, #4]
  400cf6:	2408      	movs	r4, #8
  400cf8:	9402      	str	r4, [sp, #8]
  400cfa:	2420      	movs	r4, #32
  400cfc:	9403      	str	r4, [sp, #12]
  400cfe:	2480      	movs	r4, #128	; 0x80
  400d00:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400d02:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400d04:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400d06:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400d08:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400d0c:	d814      	bhi.n	400d38 <tc_find_mck_divisor+0x4a>
  400d0e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400d10:	42a0      	cmp	r0, r4
  400d12:	d217      	bcs.n	400d44 <tc_find_mck_divisor+0x56>
  400d14:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400d16:	af01      	add	r7, sp, #4
  400d18:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400d1c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400d20:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400d22:	4284      	cmp	r4, r0
  400d24:	d30a      	bcc.n	400d3c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400d26:	4286      	cmp	r6, r0
  400d28:	d90d      	bls.n	400d46 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400d2a:	3501      	adds	r5, #1
	for (ul_index = 0;
  400d2c:	2d05      	cmp	r5, #5
  400d2e:	d1f3      	bne.n	400d18 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400d30:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400d32:	b006      	add	sp, #24
  400d34:	bcf0      	pop	{r4, r5, r6, r7}
  400d36:	4770      	bx	lr
			return 0;
  400d38:	2000      	movs	r0, #0
  400d3a:	e7fa      	b.n	400d32 <tc_find_mck_divisor+0x44>
  400d3c:	2000      	movs	r0, #0
  400d3e:	e7f8      	b.n	400d32 <tc_find_mck_divisor+0x44>
	return 1;
  400d40:	2001      	movs	r0, #1
  400d42:	e7f6      	b.n	400d32 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400d44:	2500      	movs	r5, #0
	if (p_uldiv) {
  400d46:	b12a      	cbz	r2, 400d54 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400d48:	a906      	add	r1, sp, #24
  400d4a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400d4e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400d52:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400d54:	2b00      	cmp	r3, #0
  400d56:	d0f3      	beq.n	400d40 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400d58:	601d      	str	r5, [r3, #0]
	return 1;
  400d5a:	2001      	movs	r0, #1
  400d5c:	e7e9      	b.n	400d32 <tc_find_mck_divisor+0x44>

00400d5e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400d5e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400d60:	010b      	lsls	r3, r1, #4
  400d62:	4293      	cmp	r3, r2
  400d64:	d914      	bls.n	400d90 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400d66:	00c9      	lsls	r1, r1, #3
  400d68:	084b      	lsrs	r3, r1, #1
  400d6a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400d6e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400d72:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d74:	1e5c      	subs	r4, r3, #1
  400d76:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400d7a:	428c      	cmp	r4, r1
  400d7c:	d901      	bls.n	400d82 <usart_set_async_baudrate+0x24>
		return 1;
  400d7e:	2001      	movs	r0, #1
  400d80:	e017      	b.n	400db2 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400d82:	6841      	ldr	r1, [r0, #4]
  400d84:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400d88:	6041      	str	r1, [r0, #4]
  400d8a:	e00c      	b.n	400da6 <usart_set_async_baudrate+0x48>
		return 1;
  400d8c:	2001      	movs	r0, #1
  400d8e:	e010      	b.n	400db2 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400d90:	0859      	lsrs	r1, r3, #1
  400d92:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400d96:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400d9a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d9c:	1e5c      	subs	r4, r3, #1
  400d9e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400da2:	428c      	cmp	r4, r1
  400da4:	d8f2      	bhi.n	400d8c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400da6:	0412      	lsls	r2, r2, #16
  400da8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400dac:	431a      	orrs	r2, r3
  400dae:	6202      	str	r2, [r0, #32]

	return 0;
  400db0:	2000      	movs	r0, #0
}
  400db2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400db6:	4770      	bx	lr

00400db8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400db8:	4b08      	ldr	r3, [pc, #32]	; (400ddc <usart_reset+0x24>)
  400dba:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400dbe:	2300      	movs	r3, #0
  400dc0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400dc2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400dc4:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400dc6:	2388      	movs	r3, #136	; 0x88
  400dc8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400dca:	2324      	movs	r3, #36	; 0x24
  400dcc:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400dce:	f44f 7380 	mov.w	r3, #256	; 0x100
  400dd2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400dd4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400dd8:	6003      	str	r3, [r0, #0]
  400dda:	4770      	bx	lr
  400ddc:	55534100 	.word	0x55534100

00400de0 <usart_init_rs232>:
{
  400de0:	b570      	push	{r4, r5, r6, lr}
  400de2:	4605      	mov	r5, r0
  400de4:	460c      	mov	r4, r1
  400de6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400de8:	4b0f      	ldr	r3, [pc, #60]	; (400e28 <usart_init_rs232+0x48>)
  400dea:	4798      	blx	r3
	ul_reg_val = 0;
  400dec:	2200      	movs	r2, #0
  400dee:	4b0f      	ldr	r3, [pc, #60]	; (400e2c <usart_init_rs232+0x4c>)
  400df0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400df2:	b1a4      	cbz	r4, 400e1e <usart_init_rs232+0x3e>
  400df4:	4632      	mov	r2, r6
  400df6:	6821      	ldr	r1, [r4, #0]
  400df8:	4628      	mov	r0, r5
  400dfa:	4b0d      	ldr	r3, [pc, #52]	; (400e30 <usart_init_rs232+0x50>)
  400dfc:	4798      	blx	r3
  400dfe:	4602      	mov	r2, r0
  400e00:	b978      	cbnz	r0, 400e22 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e02:	6863      	ldr	r3, [r4, #4]
  400e04:	68a1      	ldr	r1, [r4, #8]
  400e06:	430b      	orrs	r3, r1
  400e08:	6921      	ldr	r1, [r4, #16]
  400e0a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400e0c:	68e1      	ldr	r1, [r4, #12]
  400e0e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400e10:	4906      	ldr	r1, [pc, #24]	; (400e2c <usart_init_rs232+0x4c>)
  400e12:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400e14:	6869      	ldr	r1, [r5, #4]
  400e16:	430b      	orrs	r3, r1
  400e18:	606b      	str	r3, [r5, #4]
}
  400e1a:	4610      	mov	r0, r2
  400e1c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400e1e:	2201      	movs	r2, #1
  400e20:	e7fb      	b.n	400e1a <usart_init_rs232+0x3a>
  400e22:	2201      	movs	r2, #1
  400e24:	e7f9      	b.n	400e1a <usart_init_rs232+0x3a>
  400e26:	bf00      	nop
  400e28:	00400db9 	.word	0x00400db9
  400e2c:	20000310 	.word	0x20000310
  400e30:	00400d5f 	.word	0x00400d5f

00400e34 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400e34:	2340      	movs	r3, #64	; 0x40
  400e36:	6003      	str	r3, [r0, #0]
  400e38:	4770      	bx	lr

00400e3a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400e3a:	2310      	movs	r3, #16
  400e3c:	6003      	str	r3, [r0, #0]
  400e3e:	4770      	bx	lr

00400e40 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400e40:	6943      	ldr	r3, [r0, #20]
  400e42:	f013 0f02 	tst.w	r3, #2
	p_usart->US_THR = US_THR_TXCHR(c);
  400e46:	bf1d      	ittte	ne
  400e48:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400e4c:	61c1      	strne	r1, [r0, #28]
	return 0;
  400e4e:	2000      	movne	r0, #0
		return 1;
  400e50:	2001      	moveq	r0, #1
}
  400e52:	4770      	bx	lr

00400e54 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400e54:	6943      	ldr	r3, [r0, #20]
  400e56:	f013 0f01 	tst.w	r3, #1
  400e5a:	d005      	beq.n	400e68 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400e5c:	6983      	ldr	r3, [r0, #24]
  400e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400e62:	600b      	str	r3, [r1, #0]
	return 0;
  400e64:	2000      	movs	r0, #0
  400e66:	4770      	bx	lr
		return 1;
  400e68:	2001      	movs	r0, #1
}
  400e6a:	4770      	bx	lr

00400e6c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  400e6c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  400e6e:	685a      	ldr	r2, [r3, #4]
  400e70:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  400e72:	6842      	ldr	r2, [r0, #4]
  400e74:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400e76:	685a      	ldr	r2, [r3, #4]
  400e78:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  400e7a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  400e7c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400e7e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400e80:	6803      	ldr	r3, [r0, #0]
  400e82:	3301      	adds	r3, #1
  400e84:	6003      	str	r3, [r0, #0]
  400e86:	4770      	bx	lr

00400e88 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400e88:	6843      	ldr	r3, [r0, #4]
  400e8a:	6882      	ldr	r2, [r0, #8]
  400e8c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400e8e:	6883      	ldr	r3, [r0, #8]
  400e90:	6842      	ldr	r2, [r0, #4]
  400e92:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  400e94:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400e96:	685a      	ldr	r2, [r3, #4]
  400e98:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400e9a:	bf04      	itt	eq
  400e9c:	6882      	ldreq	r2, [r0, #8]
  400e9e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  400ea0:	2200      	movs	r2, #0
  400ea2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400ea4:	681a      	ldr	r2, [r3, #0]
  400ea6:	3a01      	subs	r2, #1
  400ea8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  400eaa:	6818      	ldr	r0, [r3, #0]
}
  400eac:	4770      	bx	lr
	...

00400eb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  400eb0:	4b05      	ldr	r3, [pc, #20]	; (400ec8 <pxCurrentTCBConst2>)
  400eb2:	6819      	ldr	r1, [r3, #0]
  400eb4:	6808      	ldr	r0, [r1, #0]
  400eb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400eba:	f380 8809 	msr	PSP, r0
  400ebe:	f04f 0000 	mov.w	r0, #0
  400ec2:	f380 8811 	msr	BASEPRI, r0
  400ec6:	4770      	bx	lr

00400ec8 <pxCurrentTCBConst2>:
  400ec8:	20000314 	.word	0x20000314

00400ecc <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  400ecc:	f3ef 8011 	mrs	r0, BASEPRI
  400ed0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  400ed4:	f381 8811 	msr	BASEPRI, r1
  400ed8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
}
  400eda:	2000      	movs	r0, #0

00400edc <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  400edc:	f380 8811 	msr	BASEPRI, r0
  400ee0:	4770      	bx	lr
	...

00400ee4 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  400ee4:	f3ef 8009 	mrs	r0, PSP
  400ee8:	4b11      	ldr	r3, [pc, #68]	; (400f30 <pxCurrentTCBConst>)
  400eea:	681a      	ldr	r2, [r3, #0]
  400eec:	f01e 0f10 	tst.w	lr, #16
  400ef0:	bf08      	it	eq
  400ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400efa:	6010      	str	r0, [r2, #0]
  400efc:	e92d 4008 	stmdb	sp!, {r3, lr}
  400f00:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  400f04:	f380 8811 	msr	BASEPRI, r0
  400f08:	f000 f8be 	bl	401088 <vTaskSwitchContext>
  400f0c:	f04f 0000 	mov.w	r0, #0
  400f10:	f380 8811 	msr	BASEPRI, r0
  400f14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400f18:	6819      	ldr	r1, [r3, #0]
  400f1a:	6808      	ldr	r0, [r1, #0]
  400f1c:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f20:	f01e 0f10 	tst.w	lr, #16
  400f24:	bf08      	it	eq
  400f26:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400f2a:	f380 8809 	msr	PSP, r0
  400f2e:	4770      	bx	lr

00400f30 <pxCurrentTCBConst>:
  400f30:	20000314 	.word	0x20000314

00400f34 <SysTick_Handler>:
	);
}

/*-----------------------------------------------------------*/
void SysTick_Handler( void ) /* ATMEL */
{
  400f34:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f3a:	4b05      	ldr	r3, [pc, #20]	; (400f50 <SysTick_Handler+0x1c>)
  400f3c:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  400f3e:	4b05      	ldr	r3, [pc, #20]	; (400f54 <SysTick_Handler+0x20>)
  400f40:	4798      	blx	r3
	{
		vTaskIncrementTick();
  400f42:	4b05      	ldr	r3, [pc, #20]	; (400f58 <SysTick_Handler+0x24>)
  400f44:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  400f46:	2000      	movs	r0, #0
  400f48:	4b04      	ldr	r3, [pc, #16]	; (400f5c <SysTick_Handler+0x28>)
  400f4a:	4798      	blx	r3
  400f4c:	bd08      	pop	{r3, pc}
  400f4e:	bf00      	nop
  400f50:	e000ed04 	.word	0xe000ed04
  400f54:	00400ecd 	.word	0x00400ecd
  400f58:	00400f61 	.word	0x00400f61
  400f5c:	00400edd 	.word	0x00400edd

00400f60 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  400f60:	4b3d      	ldr	r3, [pc, #244]	; (401058 <vTaskIncrementTick+0xf8>)
  400f62:	681b      	ldr	r3, [r3, #0]
  400f64:	2b00      	cmp	r3, #0
  400f66:	d16f      	bne.n	401048 <vTaskIncrementTick+0xe8>
{
  400f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
  400f6c:	4b3b      	ldr	r3, [pc, #236]	; (40105c <vTaskIncrementTick+0xfc>)
  400f6e:	681a      	ldr	r2, [r3, #0]
  400f70:	3201      	adds	r2, #1
  400f72:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  400f74:	681b      	ldr	r3, [r3, #0]
  400f76:	b9ab      	cbnz	r3, 400fa4 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  400f78:	4b39      	ldr	r3, [pc, #228]	; (401060 <vTaskIncrementTick+0x100>)
  400f7a:	681b      	ldr	r3, [r3, #0]
  400f7c:	681b      	ldr	r3, [r3, #0]
  400f7e:	2b00      	cmp	r3, #0
  400f80:	d128      	bne.n	400fd4 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
  400f82:	4b37      	ldr	r3, [pc, #220]	; (401060 <vTaskIncrementTick+0x100>)
  400f84:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  400f86:	4a37      	ldr	r2, [pc, #220]	; (401064 <vTaskIncrementTick+0x104>)
  400f88:	6810      	ldr	r0, [r2, #0]
  400f8a:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  400f8c:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  400f8e:	4936      	ldr	r1, [pc, #216]	; (401068 <vTaskIncrementTick+0x108>)
  400f90:	680a      	ldr	r2, [r1, #0]
  400f92:	3201      	adds	r2, #1
  400f94:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  400f96:	681b      	ldr	r3, [r3, #0]
  400f98:	681b      	ldr	r3, [r3, #0]
  400f9a:	b9fb      	cbnz	r3, 400fdc <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  400f9c:	f04f 32ff 	mov.w	r2, #4294967295
  400fa0:	4b32      	ldr	r3, [pc, #200]	; (40106c <vTaskIncrementTick+0x10c>)
  400fa2:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  400fa4:	4b2d      	ldr	r3, [pc, #180]	; (40105c <vTaskIncrementTick+0xfc>)
  400fa6:	681a      	ldr	r2, [r3, #0]
  400fa8:	4b30      	ldr	r3, [pc, #192]	; (40106c <vTaskIncrementTick+0x10c>)
  400faa:	681b      	ldr	r3, [r3, #0]
  400fac:	429a      	cmp	r2, r3
  400fae:	d350      	bcc.n	401052 <vTaskIncrementTick+0xf2>
  400fb0:	4b2b      	ldr	r3, [pc, #172]	; (401060 <vTaskIncrementTick+0x100>)
  400fb2:	681b      	ldr	r3, [r3, #0]
  400fb4:	681b      	ldr	r3, [r3, #0]
  400fb6:	b1cb      	cbz	r3, 400fec <vTaskIncrementTick+0x8c>
  400fb8:	4b29      	ldr	r3, [pc, #164]	; (401060 <vTaskIncrementTick+0x100>)
  400fba:	681b      	ldr	r3, [r3, #0]
  400fbc:	68db      	ldr	r3, [r3, #12]
  400fbe:	68dc      	ldr	r4, [r3, #12]
  400fc0:	6863      	ldr	r3, [r4, #4]
  400fc2:	4a26      	ldr	r2, [pc, #152]	; (40105c <vTaskIncrementTick+0xfc>)
  400fc4:	6812      	ldr	r2, [r2, #0]
  400fc6:	4293      	cmp	r3, r2
  400fc8:	d816      	bhi.n	400ff8 <vTaskIncrementTick+0x98>
  400fca:	4e29      	ldr	r6, [pc, #164]	; (401070 <vTaskIncrementTick+0x110>)
  400fcc:	4f29      	ldr	r7, [pc, #164]	; (401074 <vTaskIncrementTick+0x114>)
  400fce:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401084 <vTaskIncrementTick+0x124>
  400fd2:	e02f      	b.n	401034 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  400fd4:	4b28      	ldr	r3, [pc, #160]	; (401078 <vTaskIncrementTick+0x118>)
  400fd6:	4798      	blx	r3
  400fd8:	bf00      	nop
  400fda:	e7fd      	b.n	400fd8 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  400fdc:	4b20      	ldr	r3, [pc, #128]	; (401060 <vTaskIncrementTick+0x100>)
  400fde:	681b      	ldr	r3, [r3, #0]
  400fe0:	68db      	ldr	r3, [r3, #12]
  400fe2:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  400fe4:	685a      	ldr	r2, [r3, #4]
  400fe6:	4b21      	ldr	r3, [pc, #132]	; (40106c <vTaskIncrementTick+0x10c>)
  400fe8:	601a      	str	r2, [r3, #0]
  400fea:	e7db      	b.n	400fa4 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
  400fec:	f04f 32ff 	mov.w	r2, #4294967295
  400ff0:	4b1e      	ldr	r3, [pc, #120]	; (40106c <vTaskIncrementTick+0x10c>)
  400ff2:	601a      	str	r2, [r3, #0]
  400ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ff8:	4a1c      	ldr	r2, [pc, #112]	; (40106c <vTaskIncrementTick+0x10c>)
  400ffa:	6013      	str	r3, [r2, #0]
  400ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401000:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401002:	683b      	ldr	r3, [r7, #0]
  401004:	4298      	cmp	r0, r3
  401006:	bf88      	it	hi
  401008:	6038      	strhi	r0, [r7, #0]
  40100a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40100e:	4629      	mov	r1, r5
  401010:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  401014:	4b19      	ldr	r3, [pc, #100]	; (40107c <vTaskIncrementTick+0x11c>)
  401016:	4798      	blx	r3
  401018:	4b11      	ldr	r3, [pc, #68]	; (401060 <vTaskIncrementTick+0x100>)
  40101a:	681b      	ldr	r3, [r3, #0]
  40101c:	681b      	ldr	r3, [r3, #0]
  40101e:	2b00      	cmp	r3, #0
  401020:	d0e4      	beq.n	400fec <vTaskIncrementTick+0x8c>
  401022:	4b0f      	ldr	r3, [pc, #60]	; (401060 <vTaskIncrementTick+0x100>)
  401024:	681b      	ldr	r3, [r3, #0]
  401026:	68db      	ldr	r3, [r3, #12]
  401028:	68dc      	ldr	r4, [r3, #12]
  40102a:	6863      	ldr	r3, [r4, #4]
  40102c:	4a0b      	ldr	r2, [pc, #44]	; (40105c <vTaskIncrementTick+0xfc>)
  40102e:	6812      	ldr	r2, [r2, #0]
  401030:	4293      	cmp	r3, r2
  401032:	d8e1      	bhi.n	400ff8 <vTaskIncrementTick+0x98>
  401034:	1d25      	adds	r5, r4, #4
  401036:	4628      	mov	r0, r5
  401038:	47b0      	blx	r6
  40103a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40103c:	2b00      	cmp	r3, #0
  40103e:	d0df      	beq.n	401000 <vTaskIncrementTick+0xa0>
  401040:	f104 0018 	add.w	r0, r4, #24
  401044:	47b0      	blx	r6
  401046:	e7db      	b.n	401000 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
  401048:	4a0d      	ldr	r2, [pc, #52]	; (401080 <vTaskIncrementTick+0x120>)
  40104a:	6813      	ldr	r3, [r2, #0]
  40104c:	3301      	adds	r3, #1
  40104e:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  401050:	4770      	bx	lr
  401052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401056:	bf00      	nop
  401058:	20000388 	.word	0x20000388
  40105c:	20000398 	.word	0x20000398
  401060:	20000318 	.word	0x20000318
  401064:	2000031c 	.word	0x2000031c
  401068:	20000394 	.word	0x20000394
  40106c:	20000090 	.word	0x20000090
  401070:	00400e89 	.word	0x00400e89
  401074:	2000038c 	.word	0x2000038c
  401078:	00400ecd 	.word	0x00400ecd
  40107c:	00400e6d 	.word	0x00400e6d
  401080:	20000384 	.word	0x20000384
  401084:	20000320 	.word	0x20000320

00401088 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  401088:	4b21      	ldr	r3, [pc, #132]	; (401110 <vTaskSwitchContext+0x88>)
  40108a:	681b      	ldr	r3, [r3, #0]
  40108c:	b9eb      	cbnz	r3, 4010ca <vTaskSwitchContext+0x42>
{
  40108e:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  401090:	4b20      	ldr	r3, [pc, #128]	; (401114 <vTaskSwitchContext+0x8c>)
  401092:	681b      	ldr	r3, [r3, #0]
  401094:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401098:	009b      	lsls	r3, r3, #2
  40109a:	4a1f      	ldr	r2, [pc, #124]	; (401118 <vTaskSwitchContext+0x90>)
  40109c:	58d3      	ldr	r3, [r2, r3]
  40109e:	b9c3      	cbnz	r3, 4010d2 <vTaskSwitchContext+0x4a>
  4010a0:	4b1c      	ldr	r3, [pc, #112]	; (401114 <vTaskSwitchContext+0x8c>)
  4010a2:	681b      	ldr	r3, [r3, #0]
  4010a4:	b16b      	cbz	r3, 4010c2 <vTaskSwitchContext+0x3a>
  4010a6:	4a1b      	ldr	r2, [pc, #108]	; (401114 <vTaskSwitchContext+0x8c>)
  4010a8:	491b      	ldr	r1, [pc, #108]	; (401118 <vTaskSwitchContext+0x90>)
  4010aa:	6813      	ldr	r3, [r2, #0]
  4010ac:	3b01      	subs	r3, #1
  4010ae:	6013      	str	r3, [r2, #0]
  4010b0:	6813      	ldr	r3, [r2, #0]
  4010b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4010b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4010ba:	b953      	cbnz	r3, 4010d2 <vTaskSwitchContext+0x4a>
  4010bc:	6813      	ldr	r3, [r2, #0]
  4010be:	2b00      	cmp	r3, #0
  4010c0:	d1f3      	bne.n	4010aa <vTaskSwitchContext+0x22>
  4010c2:	4b16      	ldr	r3, [pc, #88]	; (40111c <vTaskSwitchContext+0x94>)
  4010c4:	4798      	blx	r3
  4010c6:	bf00      	nop
  4010c8:	e7fd      	b.n	4010c6 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
  4010ca:	2201      	movs	r2, #1
  4010cc:	4b14      	ldr	r3, [pc, #80]	; (401120 <vTaskSwitchContext+0x98>)
  4010ce:	601a      	str	r2, [r3, #0]
  4010d0:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4010d2:	4b10      	ldr	r3, [pc, #64]	; (401114 <vTaskSwitchContext+0x8c>)
  4010d4:	681b      	ldr	r3, [r3, #0]
  4010d6:	4a10      	ldr	r2, [pc, #64]	; (401118 <vTaskSwitchContext+0x90>)
  4010d8:	0099      	lsls	r1, r3, #2
  4010da:	18c8      	adds	r0, r1, r3
  4010dc:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4010e0:	6844      	ldr	r4, [r0, #4]
  4010e2:	6864      	ldr	r4, [r4, #4]
  4010e4:	6044      	str	r4, [r0, #4]
  4010e6:	4419      	add	r1, r3
  4010e8:	4602      	mov	r2, r0
  4010ea:	3208      	adds	r2, #8
  4010ec:	4294      	cmp	r4, r2
  4010ee:	d009      	beq.n	401104 <vTaskSwitchContext+0x7c>
  4010f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4010f4:	4a08      	ldr	r2, [pc, #32]	; (401118 <vTaskSwitchContext+0x90>)
  4010f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4010fa:	685b      	ldr	r3, [r3, #4]
  4010fc:	68da      	ldr	r2, [r3, #12]
  4010fe:	4b09      	ldr	r3, [pc, #36]	; (401124 <vTaskSwitchContext+0x9c>)
  401100:	601a      	str	r2, [r3, #0]
  401102:	bd10      	pop	{r4, pc}
  401104:	6860      	ldr	r0, [r4, #4]
  401106:	4a04      	ldr	r2, [pc, #16]	; (401118 <vTaskSwitchContext+0x90>)
  401108:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40110c:	6050      	str	r0, [r2, #4]
  40110e:	e7ef      	b.n	4010f0 <vTaskSwitchContext+0x68>
  401110:	20000388 	.word	0x20000388
  401114:	2000038c 	.word	0x2000038c
  401118:	20000320 	.word	0x20000320
  40111c:	00400ecd 	.word	0x00400ecd
  401120:	20000390 	.word	0x20000390
  401124:	20000314 	.word	0x20000314

00401128 <board_init>:
		ioport_set_port_mode(port, masks, mode);\
		ioport_disable_port(port, masks);\
	} while (0)

void board_init(void)
{
  401128:	b510      	push	{r4, lr}
	 * specific board configuration, found in conf_board.h.
	 */
	

	
	sysclk_init();
  40112a:	4b11      	ldr	r3, [pc, #68]	; (401170 <board_init+0x48>)
  40112c:	4798      	blx	r3
	
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  40112e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401132:	4b10      	ldr	r3, [pc, #64]	; (401174 <board_init+0x4c>)
  401134:	605a      	str	r2, [r3, #4]
  401136:	200b      	movs	r0, #11
  401138:	4c0f      	ldr	r4, [pc, #60]	; (401178 <board_init+0x50>)
  40113a:	47a0      	blx	r4
  40113c:	200c      	movs	r0, #12
  40113e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401140:	4b0e      	ldr	r3, [pc, #56]	; (40117c <board_init+0x54>)
  401142:	2240      	movs	r2, #64	; 0x40
  401144:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401146:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40114a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_PUDR = mask;
  40114c:	f04f 52c0 	mov.w	r2, #402653184	; 0x18000000
  401150:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401152:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401156:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401158:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40115a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40115e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401160:	4311      	orrs	r1, r2
  401162:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401164:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401166:	f021 51c0 	bic.w	r1, r1, #402653184	; 0x18000000
  40116a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40116c:	605a      	str	r2, [r3, #4]
  40116e:	bd10      	pop	{r4, pc}
  401170:	00401181 	.word	0x00401181
  401174:	400e1450 	.word	0x400e1450
  401178:	004012f5 	.word	0x004012f5
  40117c:	400e0e00 	.word	0x400e0e00

00401180 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  401180:	b510      	push	{r4, lr}
  401182:	b0a2      	sub	sp, #136	; 0x88
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401184:	4818      	ldr	r0, [pc, #96]	; (4011e8 <sysclk_init+0x68>)
  401186:	4b19      	ldr	r3, [pc, #100]	; (4011ec <sysclk_init+0x6c>)
  401188:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40118a:	2000      	movs	r0, #0
  40118c:	4b18      	ldr	r3, [pc, #96]	; (4011f0 <sysclk_init+0x70>)
  40118e:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401190:	4c18      	ldr	r4, [pc, #96]	; (4011f4 <sysclk_init+0x74>)
  401192:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401194:	2800      	cmp	r0, #0
  401196:	d0fc      	beq.n	401192 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401198:	4b17      	ldr	r3, [pc, #92]	; (4011f8 <sysclk_init+0x78>)
  40119a:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  40119c:	4a17      	ldr	r2, [pc, #92]	; (4011fc <sysclk_init+0x7c>)
  40119e:	4b18      	ldr	r3, [pc, #96]	; (401200 <sysclk_init+0x80>)
  4011a0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4011a2:	4c18      	ldr	r4, [pc, #96]	; (401204 <sysclk_init+0x84>)
  4011a4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4011a6:	2800      	cmp	r0, #0
  4011a8:	d0fc      	beq.n	4011a4 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4011aa:	2000      	movs	r0, #0
  4011ac:	4b16      	ldr	r3, [pc, #88]	; (401208 <sysclk_init+0x88>)
  4011ae:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4011b0:	4b16      	ldr	r3, [pc, #88]	; (40120c <sysclk_init+0x8c>)
  4011b2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4011b4:	4816      	ldr	r0, [pc, #88]	; (401210 <sysclk_init+0x90>)
  4011b6:	4b0d      	ldr	r3, [pc, #52]	; (4011ec <sysclk_init+0x6c>)
  4011b8:	4798      	blx	r3
	}
#endif

#if SAMG55
	/* Set the trim value when system run near 120M */
	if ((SystemCoreClock <= (CHIP_FREQ_CPU_MAX + (CHIP_FREQ_CPU_MAX >> 3))) &&
  4011ba:	4b16      	ldr	r3, [pc, #88]	; (401214 <sysclk_init+0x94>)
  4011bc:	681a      	ldr	r2, [r3, #0]
  4011be:	4b16      	ldr	r3, [pc, #88]	; (401218 <sysclk_init+0x98>)
  4011c0:	4413      	add	r3, r2
  4011c2:	4a16      	ldr	r2, [pc, #88]	; (40121c <sysclk_init+0x9c>)
  4011c4:	4293      	cmp	r3, r2
  4011c6:	d901      	bls.n	4011cc <sysclk_init+0x4c>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4011c8:	b022      	add	sp, #136	; 0x88
  4011ca:	bd10      	pop	{r4, pc}
		efc_perform_read_sequence(EFC, EFC_FCMD_STUI, EFC_FCMD_SPUI,
  4011cc:	2320      	movs	r3, #32
  4011ce:	9300      	str	r3, [sp, #0]
  4011d0:	ab02      	add	r3, sp, #8
  4011d2:	220f      	movs	r2, #15
  4011d4:	210e      	movs	r1, #14
  4011d6:	4812      	ldr	r0, [pc, #72]	; (401220 <sysclk_init+0xa0>)
  4011d8:	4c12      	ldr	r4, [pc, #72]	; (401224 <sysclk_init+0xa4>)
  4011da:	47a0      	blx	r4
		supc_set_regulator_trim_user(SUPC, trim_value);
  4011dc:	f8bd 1048 	ldrh.w	r1, [sp, #72]	; 0x48
  4011e0:	4811      	ldr	r0, [pc, #68]	; (401228 <sysclk_init+0xa8>)
  4011e2:	4b12      	ldr	r3, [pc, #72]	; (40122c <sysclk_init+0xac>)
  4011e4:	4798      	blx	r3
}
  4011e6:	e7ef      	b.n	4011c8 <sysclk_init+0x48>
  4011e8:	07270e00 	.word	0x07270e00
  4011ec:	004015c5 	.word	0x004015c5
  4011f0:	00401295 	.word	0x00401295
  4011f4:	004012b9 	.word	0x004012b9
  4011f8:	004012d9 	.word	0x004012d9
  4011fc:	0e4d3f01 	.word	0x0e4d3f01
  401200:	400e0400 	.word	0x400e0400
  401204:	004012e5 	.word	0x004012e5
  401208:	00401231 	.word	0x00401231
  40120c:	004014dd 	.word	0x004014dd
  401210:	07270000 	.word	0x07270000
  401214:	20000098 	.word	0x20000098
  401218:	f9bdd3c0 	.word	0xf9bdd3c0
  40121c:	01c9c380 	.word	0x01c9c380
  401220:	400e0a00 	.word	0x400e0a00
  401224:	20000001 	.word	0x20000001
  401228:	400e1410 	.word	0x400e1410
  40122c:	004013e5 	.word	0x004013e5

00401230 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401230:	4a17      	ldr	r2, [pc, #92]	; (401290 <pmc_switch_mck_to_pllack+0x60>)
  401232:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401238:	4318      	orrs	r0, r3
  40123a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40123c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40123e:	f013 0f08 	tst.w	r3, #8
  401242:	d10a      	bne.n	40125a <pmc_switch_mck_to_pllack+0x2a>
  401244:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401248:	4911      	ldr	r1, [pc, #68]	; (401290 <pmc_switch_mck_to_pllack+0x60>)
  40124a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40124c:	f012 0f08 	tst.w	r2, #8
  401250:	d103      	bne.n	40125a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401252:	3b01      	subs	r3, #1
  401254:	d1f9      	bne.n	40124a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401256:	2001      	movs	r0, #1
  401258:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40125a:	4a0d      	ldr	r2, [pc, #52]	; (401290 <pmc_switch_mck_to_pllack+0x60>)
  40125c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40125e:	f023 0303 	bic.w	r3, r3, #3
  401262:	f043 0302 	orr.w	r3, r3, #2
  401266:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401268:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40126a:	f013 0f08 	tst.w	r3, #8
  40126e:	d10a      	bne.n	401286 <pmc_switch_mck_to_pllack+0x56>
  401270:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401274:	4906      	ldr	r1, [pc, #24]	; (401290 <pmc_switch_mck_to_pllack+0x60>)
  401276:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401278:	f012 0f08 	tst.w	r2, #8
  40127c:	d105      	bne.n	40128a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40127e:	3b01      	subs	r3, #1
  401280:	d1f9      	bne.n	401276 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401282:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401284:	4770      	bx	lr
	return 0;
  401286:	2000      	movs	r0, #0
  401288:	4770      	bx	lr
  40128a:	2000      	movs	r0, #0
  40128c:	4770      	bx	lr
  40128e:	bf00      	nop
  401290:	400e0400 	.word	0x400e0400

00401294 <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401294:	2801      	cmp	r0, #1
  401296:	d003      	beq.n	4012a0 <pmc_switch_sclk_to_32kxtal+0xc>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401298:	4a05      	ldr	r2, [pc, #20]	; (4012b0 <pmc_switch_sclk_to_32kxtal+0x1c>)
  40129a:	4b06      	ldr	r3, [pc, #24]	; (4012b4 <pmc_switch_sclk_to_32kxtal+0x20>)
  40129c:	601a      	str	r2, [r3, #0]
  40129e:	4770      	bx	lr
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4012a0:	4a04      	ldr	r2, [pc, #16]	; (4012b4 <pmc_switch_sclk_to_32kxtal+0x20>)
  4012a2:	6893      	ldr	r3, [r2, #8]
  4012a4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4012a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4012ac:	6093      	str	r3, [r2, #8]
  4012ae:	e7f3      	b.n	401298 <pmc_switch_sclk_to_32kxtal+0x4>
  4012b0:	a5000008 	.word	0xa5000008
  4012b4:	400e1410 	.word	0x400e1410

004012b8 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4012b8:	4b05      	ldr	r3, [pc, #20]	; (4012d0 <pmc_osc_is_ready_32kxtal+0x18>)
  4012ba:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4012bc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4012c0:	bf1d      	ittte	ne
  4012c2:	4b04      	ldrne	r3, [pc, #16]	; (4012d4 <pmc_osc_is_ready_32kxtal+0x1c>)
  4012c4:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  4012c6:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  4012ca:	2000      	moveq	r0, #0
}
  4012cc:	4770      	bx	lr
  4012ce:	bf00      	nop
  4012d0:	400e1410 	.word	0x400e1410
  4012d4:	400e0400 	.word	0x400e0400

004012d8 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  4012d8:	2200      	movs	r2, #0
  4012da:	4b01      	ldr	r3, [pc, #4]	; (4012e0 <pmc_disable_pllack+0x8>)
  4012dc:	629a      	str	r2, [r3, #40]	; 0x28
  4012de:	4770      	bx	lr
  4012e0:	400e0400 	.word	0x400e0400

004012e4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012e4:	4b02      	ldr	r3, [pc, #8]	; (4012f0 <pmc_is_locked_pllack+0xc>)
  4012e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012e8:	f000 0002 	and.w	r0, r0, #2
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	400e0400 	.word	0x400e0400

004012f4 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4012f4:	2832      	cmp	r0, #50	; 0x32
  4012f6:	d81e      	bhi.n	401336 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4012f8:	281f      	cmp	r0, #31
  4012fa:	d80c      	bhi.n	401316 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4012fc:	4b11      	ldr	r3, [pc, #68]	; (401344 <pmc_enable_periph_clk+0x50>)
  4012fe:	699a      	ldr	r2, [r3, #24]
  401300:	2301      	movs	r3, #1
  401302:	4083      	lsls	r3, r0
  401304:	4393      	bics	r3, r2
  401306:	d018      	beq.n	40133a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401308:	2301      	movs	r3, #1
  40130a:	fa03 f000 	lsl.w	r0, r3, r0
  40130e:	4b0d      	ldr	r3, [pc, #52]	; (401344 <pmc_enable_periph_clk+0x50>)
  401310:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401312:	2000      	movs	r0, #0
  401314:	4770      	bx	lr
		ul_id -= 32;
  401316:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401318:	4b0a      	ldr	r3, [pc, #40]	; (401344 <pmc_enable_periph_clk+0x50>)
  40131a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40131e:	2301      	movs	r3, #1
  401320:	4083      	lsls	r3, r0
  401322:	4393      	bics	r3, r2
  401324:	d00b      	beq.n	40133e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401326:	2301      	movs	r3, #1
  401328:	fa03 f000 	lsl.w	r0, r3, r0
  40132c:	4b05      	ldr	r3, [pc, #20]	; (401344 <pmc_enable_periph_clk+0x50>)
  40132e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401332:	2000      	movs	r0, #0
  401334:	4770      	bx	lr
		return 1;
  401336:	2001      	movs	r0, #1
  401338:	4770      	bx	lr
	return 0;
  40133a:	2000      	movs	r0, #0
  40133c:	4770      	bx	lr
  40133e:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401340:	4770      	bx	lr
  401342:	bf00      	nop
  401344:	400e0400 	.word	0x400e0400

00401348 <pmc_switch_pck_to_sclk>:
 */
uint32_t pmc_switch_pck_to_sclk(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_SLOW_CLK | ul_pres;
  401348:	4b0c      	ldr	r3, [pc, #48]	; (40137c <pmc_switch_pck_to_sclk+0x34>)
  40134a:	f100 0210 	add.w	r2, r0, #16
  40134e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  401352:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401354:	f44f 7380 	mov.w	r3, #256	; 0x100
  401358:	fa03 f000 	lsl.w	r0, r3, r0
	for (ul_timeout = PMC_TIMEOUT;
  40135c:	4202      	tst	r2, r0
  40135e:	d109      	bne.n	401374 <pmc_switch_pck_to_sclk+0x2c>
  401360:	f44f 6300 	mov.w	r3, #2048	; 0x800
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  401364:	4905      	ldr	r1, [pc, #20]	; (40137c <pmc_switch_pck_to_sclk+0x34>)
  401366:	6e8a      	ldr	r2, [r1, #104]	; 0x68
	for (ul_timeout = PMC_TIMEOUT;
  401368:	4202      	tst	r2, r0
  40136a:	d105      	bne.n	401378 <pmc_switch_pck_to_sclk+0x30>
		if (ul_timeout == 0) {
  40136c:	3b01      	subs	r3, #1
  40136e:	d1fa      	bne.n	401366 <pmc_switch_pck_to_sclk+0x1e>
			return 1;
  401370:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401372:	4770      	bx	lr
	return 0;
  401374:	2000      	movs	r0, #0
  401376:	4770      	bx	lr
  401378:	2000      	movs	r0, #0
  40137a:	4770      	bx	lr
  40137c:	400e0400 	.word	0x400e0400

00401380 <pmc_switch_pck_to_mck>:
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
  401380:	f041 0104 	orr.w	r1, r1, #4
  401384:	4b0c      	ldr	r3, [pc, #48]	; (4013b8 <pmc_switch_pck_to_mck+0x38>)
  401386:	f100 0210 	add.w	r2, r0, #16
  40138a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  40138e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401390:	f44f 7380 	mov.w	r3, #256	; 0x100
  401394:	fa03 f000 	lsl.w	r0, r3, r0
	for (ul_timeout = PMC_TIMEOUT;
  401398:	4202      	tst	r2, r0
  40139a:	d109      	bne.n	4013b0 <pmc_switch_pck_to_mck+0x30>
  40139c:	f44f 6300 	mov.w	r3, #2048	; 0x800
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  4013a0:	4905      	ldr	r1, [pc, #20]	; (4013b8 <pmc_switch_pck_to_mck+0x38>)
  4013a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
	for (ul_timeout = PMC_TIMEOUT;
  4013a4:	4202      	tst	r2, r0
  4013a6:	d105      	bne.n	4013b4 <pmc_switch_pck_to_mck+0x34>
		if (ul_timeout == 0) {
  4013a8:	3b01      	subs	r3, #1
  4013aa:	d1fa      	bne.n	4013a2 <pmc_switch_pck_to_mck+0x22>
			return 1;
  4013ac:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4013ae:	4770      	bx	lr
	return 0;
  4013b0:	2000      	movs	r0, #0
  4013b2:	4770      	bx	lr
  4013b4:	2000      	movs	r0, #0
  4013b6:	4770      	bx	lr
  4013b8:	400e0400 	.word	0x400e0400

004013bc <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4013bc:	f44f 7380 	mov.w	r3, #256	; 0x100
  4013c0:	fa03 f000 	lsl.w	r0, r3, r0
  4013c4:	4b01      	ldr	r3, [pc, #4]	; (4013cc <pmc_enable_pck+0x10>)
  4013c6:	6018      	str	r0, [r3, #0]
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	400e0400 	.word	0x400e0400

004013d0 <pmc_disable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_disable_pck(uint32_t ul_id)
{
	PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id;
  4013d0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4013d4:	fa03 f000 	lsl.w	r0, r3, r0
  4013d8:	4b01      	ldr	r3, [pc, #4]	; (4013e0 <pmc_disable_pck+0x10>)
  4013da:	6058      	str	r0, [r3, #4]
  4013dc:	4770      	bx	lr
  4013de:	bf00      	nop
  4013e0:	400e0400 	.word	0x400e0400

004013e4 <supc_set_regulator_trim_user>:
#if SAMG54
	uint32_t ul_mr = p_supc->SUPC_MR & (~SUPC_MR_VRVDD_Msk);
	p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_VDDSEL_USER_VRVDD
		 | SUPC_MR_VRVDD(value);
#else
	uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~(0xFu << 9));
  4013e4:	69c3      	ldr	r3, [r0, #28]
	p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS
		| ((value & 0xFu) << 9);
  4013e6:	0249      	lsls	r1, r1, #9
  4013e8:	f401 51f0 	and.w	r1, r1, #7680	; 0x1e00
  4013ec:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
  4013f0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
	uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~(0xFu << 9));
  4013f4:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
		| ((value & 0xFu) << 9);
  4013f8:	4319      	orrs	r1, r3
	p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS
  4013fa:	61c1      	str	r1, [r0, #28]
  4013fc:	4770      	bx	lr

004013fe <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013fe:	e7fe      	b.n	4013fe <Dummy_Handler>

00401400 <Reset_Handler>:
{
  401400:	b500      	push	{lr}
  401402:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401404:	4b2a      	ldr	r3, [pc, #168]	; (4014b0 <Reset_Handler+0xb0>)
  401406:	4a2b      	ldr	r2, [pc, #172]	; (4014b4 <Reset_Handler+0xb4>)
  401408:	429a      	cmp	r2, r3
  40140a:	d010      	beq.n	40142e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40140c:	4b2a      	ldr	r3, [pc, #168]	; (4014b8 <Reset_Handler+0xb8>)
  40140e:	4a28      	ldr	r2, [pc, #160]	; (4014b0 <Reset_Handler+0xb0>)
  401410:	429a      	cmp	r2, r3
  401412:	d20c      	bcs.n	40142e <Reset_Handler+0x2e>
  401414:	3b01      	subs	r3, #1
  401416:	1a9b      	subs	r3, r3, r2
  401418:	f023 0303 	bic.w	r3, r3, #3
  40141c:	3304      	adds	r3, #4
  40141e:	4413      	add	r3, r2
  401420:	4924      	ldr	r1, [pc, #144]	; (4014b4 <Reset_Handler+0xb4>)
                        *pDest++ = *pSrc++;
  401422:	f851 0b04 	ldr.w	r0, [r1], #4
  401426:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40142a:	429a      	cmp	r2, r3
  40142c:	d1f9      	bne.n	401422 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40142e:	4b23      	ldr	r3, [pc, #140]	; (4014bc <Reset_Handler+0xbc>)
  401430:	4a23      	ldr	r2, [pc, #140]	; (4014c0 <Reset_Handler+0xc0>)
  401432:	429a      	cmp	r2, r3
  401434:	d20a      	bcs.n	40144c <Reset_Handler+0x4c>
  401436:	3b01      	subs	r3, #1
  401438:	1a9b      	subs	r3, r3, r2
  40143a:	f023 0303 	bic.w	r3, r3, #3
  40143e:	3304      	adds	r3, #4
  401440:	4413      	add	r3, r2
                *pDest++ = 0;
  401442:	2100      	movs	r1, #0
  401444:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401448:	4293      	cmp	r3, r2
  40144a:	d1fb      	bne.n	401444 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40144c:	4a1d      	ldr	r2, [pc, #116]	; (4014c4 <Reset_Handler+0xc4>)
  40144e:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  401452:	4b1d      	ldr	r3, [pc, #116]	; (4014c8 <Reset_Handler+0xc8>)
  401454:	6099      	str	r1, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401456:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40145a:	fab3 f383 	clz	r3, r3
  40145e:	095b      	lsrs	r3, r3, #5
  401460:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401462:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401464:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401468:	2100      	movs	r1, #0
  40146a:	4b18      	ldr	r3, [pc, #96]	; (4014cc <Reset_Handler+0xcc>)
  40146c:	7019      	strb	r1, [r3, #0]
	return flags;
  40146e:	9801      	ldr	r0, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401470:	4917      	ldr	r1, [pc, #92]	; (4014d0 <Reset_Handler+0xd0>)
  401472:	680b      	ldr	r3, [r1, #0]
  401474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401478:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40147a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40147e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401482:	b128      	cbz	r0, 401490 <Reset_Handler+0x90>
		cpu_irq_enable();
  401484:	2101      	movs	r1, #1
  401486:	4b11      	ldr	r3, [pc, #68]	; (4014cc <Reset_Handler+0xcc>)
  401488:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40148a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40148e:	b662      	cpsie	i
	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401490:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401494:	f5b2 3f20 	cmp.w	r2, #163840	; 0x28000
  401498:	d204      	bcs.n	4014a4 <Reset_Handler+0xa4>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40149a:	4a0b      	ldr	r2, [pc, #44]	; (4014c8 <Reset_Handler+0xc8>)
  40149c:	6893      	ldr	r3, [r2, #8]
  40149e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4014a2:	6093      	str	r3, [r2, #8]
	__libc_init_array();
  4014a4:	4b0b      	ldr	r3, [pc, #44]	; (4014d4 <Reset_Handler+0xd4>)
  4014a6:	4798      	blx	r3
        main();
  4014a8:	4b0b      	ldr	r3, [pc, #44]	; (4014d8 <Reset_Handler+0xd8>)
  4014aa:	4798      	blx	r3
  4014ac:	e7fe      	b.n	4014ac <Reset_Handler+0xac>
  4014ae:	bf00      	nop
  4014b0:	20000000 	.word	0x20000000
  4014b4:	00406ea4 	.word	0x00406ea4
  4014b8:	2000026c 	.word	0x2000026c
  4014bc:	20000428 	.word	0x20000428
  4014c0:	2000026c 	.word	0x2000026c
  4014c4:	00400000 	.word	0x00400000
  4014c8:	e000ed00 	.word	0xe000ed00
  4014cc:	20000094 	.word	0x20000094
  4014d0:	e000ed88 	.word	0xe000ed88
  4014d4:	00402d41 	.word	0x00402d41
  4014d8:	00401689 	.word	0x00401689

004014dc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4014dc:	4b31      	ldr	r3, [pc, #196]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  4014de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014e0:	f003 0303 	and.w	r3, r3, #3
  4014e4:	2b01      	cmp	r3, #1
  4014e6:	d01d      	beq.n	401524 <SystemCoreClockUpdate+0x48>
  4014e8:	b183      	cbz	r3, 40150c <SystemCoreClockUpdate+0x30>
  4014ea:	2b02      	cmp	r3, #2
  4014ec:	d036      	beq.n	40155c <SystemCoreClockUpdate+0x80>
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4014ee:	4b2d      	ldr	r3, [pc, #180]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  4014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f6:	2b70      	cmp	r3, #112	; 0x70
  4014f8:	d04b      	beq.n	401592 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014fa:	4b2a      	ldr	r3, [pc, #168]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  4014fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4014fe:	492a      	ldr	r1, [pc, #168]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401500:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401504:	680b      	ldr	r3, [r1, #0]
  401506:	40d3      	lsrs	r3, r2
  401508:	600b      	str	r3, [r1, #0]
  40150a:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40150c:	4b27      	ldr	r3, [pc, #156]	; (4015ac <SystemCoreClockUpdate+0xd0>)
  40150e:	695b      	ldr	r3, [r3, #20]
  401510:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401514:	bf14      	ite	ne
  401516:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40151a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40151e:	4b22      	ldr	r3, [pc, #136]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401520:	601a      	str	r2, [r3, #0]
  401522:	e7e4      	b.n	4014ee <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401524:	4b1f      	ldr	r3, [pc, #124]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  401526:	6a1b      	ldr	r3, [r3, #32]
  401528:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40152c:	d003      	beq.n	401536 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40152e:	4a20      	ldr	r2, [pc, #128]	; (4015b0 <SystemCoreClockUpdate+0xd4>)
  401530:	4b1d      	ldr	r3, [pc, #116]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401532:	601a      	str	r2, [r3, #0]
  401534:	e7db      	b.n	4014ee <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401536:	4a1f      	ldr	r2, [pc, #124]	; (4015b4 <SystemCoreClockUpdate+0xd8>)
  401538:	4b1b      	ldr	r3, [pc, #108]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  40153a:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40153c:	4b19      	ldr	r3, [pc, #100]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  40153e:	6a1b      	ldr	r3, [r3, #32]
  401540:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401544:	2b10      	cmp	r3, #16
  401546:	d005      	beq.n	401554 <SystemCoreClockUpdate+0x78>
  401548:	2b20      	cmp	r3, #32
  40154a:	d1d0      	bne.n	4014ee <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  40154c:	4a1a      	ldr	r2, [pc, #104]	; (4015b8 <SystemCoreClockUpdate+0xdc>)
  40154e:	4b16      	ldr	r3, [pc, #88]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401550:	601a      	str	r2, [r3, #0]
				break;
  401552:	e7cc      	b.n	4014ee <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  401554:	4a19      	ldr	r2, [pc, #100]	; (4015bc <SystemCoreClockUpdate+0xe0>)
  401556:	4b14      	ldr	r3, [pc, #80]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401558:	601a      	str	r2, [r3, #0]
				break;
  40155a:	e7c8      	b.n	4014ee <SystemCoreClockUpdate+0x12>
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40155c:	4b13      	ldr	r3, [pc, #76]	; (4015ac <SystemCoreClockUpdate+0xd0>)
  40155e:	695b      	ldr	r3, [r3, #20]
  401560:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401564:	bf14      	ite	ne
  401566:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40156a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40156e:	4b0e      	ldr	r3, [pc, #56]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401570:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  401572:	4b0c      	ldr	r3, [pc, #48]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  401574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401576:	f003 0303 	and.w	r3, r3, #3
  40157a:	2b02      	cmp	r3, #2
  40157c:	d1b7      	bne.n	4014ee <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40157e:	4b09      	ldr	r3, [pc, #36]	; (4015a4 <SystemCoreClockUpdate+0xc8>)
  401580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401582:	4909      	ldr	r1, [pc, #36]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401584:	f3c2 420c 	ubfx	r2, r2, #16, #13
  401588:	680b      	ldr	r3, [r1, #0]
  40158a:	fb02 3303 	mla	r3, r2, r3, r3
  40158e:	600b      	str	r3, [r1, #0]
  401590:	e7ad      	b.n	4014ee <SystemCoreClockUpdate+0x12>
		SystemCoreClock /= 3U;
  401592:	4a05      	ldr	r2, [pc, #20]	; (4015a8 <SystemCoreClockUpdate+0xcc>)
  401594:	6813      	ldr	r3, [r2, #0]
  401596:	490a      	ldr	r1, [pc, #40]	; (4015c0 <SystemCoreClockUpdate+0xe4>)
  401598:	fba1 1303 	umull	r1, r3, r1, r3
  40159c:	085b      	lsrs	r3, r3, #1
  40159e:	6013      	str	r3, [r2, #0]
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop
  4015a4:	400e0400 	.word	0x400e0400
  4015a8:	20000098 	.word	0x20000098
  4015ac:	400e1410 	.word	0x400e1410
  4015b0:	00b71b00 	.word	0x00b71b00
  4015b4:	007a1200 	.word	0x007a1200
  4015b8:	016e3600 	.word	0x016e3600
  4015bc:	00f42400 	.word	0x00f42400
  4015c0:	aaaaaaab 	.word	0xaaaaaaab

004015c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  4015c4:	4b12      	ldr	r3, [pc, #72]	; (401610 <system_init_flash+0x4c>)
  4015c6:	4298      	cmp	r0, r3
  4015c8:	d911      	bls.n	4015ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  4015ca:	4b12      	ldr	r3, [pc, #72]	; (401614 <system_init_flash+0x50>)
  4015cc:	4298      	cmp	r0, r3
  4015ce:	d913      	bls.n	4015f8 <system_init_flash+0x34>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  4015d0:	4b11      	ldr	r3, [pc, #68]	; (401618 <system_init_flash+0x54>)
  4015d2:	4298      	cmp	r0, r3
  4015d4:	d914      	bls.n	401600 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
  4015d6:	4b11      	ldr	r3, [pc, #68]	; (40161c <system_init_flash+0x58>)
  4015d8:	4298      	cmp	r0, r3
  4015da:	d915      	bls.n	401608 <system_init_flash+0x44>
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
  4015dc:	4b10      	ldr	r3, [pc, #64]	; (401620 <system_init_flash+0x5c>)
  4015de:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015e0:	bf94      	ite	ls
  4015e2:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015e6:	4a0f      	ldrhi	r2, [pc, #60]	; (401624 <system_init_flash+0x60>)
  4015e8:	4b0f      	ldr	r3, [pc, #60]	; (401628 <system_init_flash+0x64>)
  4015ea:	601a      	str	r2, [r3, #0]
  4015ec:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4015f2:	4b0d      	ldr	r3, [pc, #52]	; (401628 <system_init_flash+0x64>)
  4015f4:	601a      	str	r2, [r3, #0]
  4015f6:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015f8:	4a0c      	ldr	r2, [pc, #48]	; (40162c <system_init_flash+0x68>)
  4015fa:	4b0b      	ldr	r3, [pc, #44]	; (401628 <system_init_flash+0x64>)
  4015fc:	601a      	str	r2, [r3, #0]
  4015fe:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401600:	4a0b      	ldr	r2, [pc, #44]	; (401630 <system_init_flash+0x6c>)
  401602:	4b09      	ldr	r3, [pc, #36]	; (401628 <system_init_flash+0x64>)
  401604:	601a      	str	r2, [r3, #0]
  401606:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401608:	4a0a      	ldr	r2, [pc, #40]	; (401634 <system_init_flash+0x70>)
  40160a:	4b07      	ldr	r3, [pc, #28]	; (401628 <system_init_flash+0x64>)
  40160c:	601a      	str	r2, [r3, #0]
  40160e:	4770      	bx	lr
  401610:	01312cff 	.word	0x01312cff
  401614:	026259ff 	.word	0x026259ff
  401618:	039386ff 	.word	0x039386ff
  40161c:	04c4b3ff 	.word	0x04c4b3ff
  401620:	05f5e0ff 	.word	0x05f5e0ff
  401624:	04000500 	.word	0x04000500
  401628:	400e0a00 	.word	0x400e0a00
  40162c:	04000100 	.word	0x04000100
  401630:	04000200 	.word	0x04000200
  401634:	04000300 	.word	0x04000300

00401638 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401638:	4b0a      	ldr	r3, [pc, #40]	; (401664 <_sbrk+0x2c>)
  40163a:	681b      	ldr	r3, [r3, #0]
  40163c:	b153      	cbz	r3, 401654 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40163e:	4b09      	ldr	r3, [pc, #36]	; (401664 <_sbrk+0x2c>)
  401640:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401642:	181a      	adds	r2, r3, r0
  401644:	4908      	ldr	r1, [pc, #32]	; (401668 <_sbrk+0x30>)
  401646:	4291      	cmp	r1, r2
  401648:	db08      	blt.n	40165c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40164a:	4610      	mov	r0, r2
  40164c:	4a05      	ldr	r2, [pc, #20]	; (401664 <_sbrk+0x2c>)
  40164e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401650:	4618      	mov	r0, r3
  401652:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401654:	4a05      	ldr	r2, [pc, #20]	; (40166c <_sbrk+0x34>)
  401656:	4b03      	ldr	r3, [pc, #12]	; (401664 <_sbrk+0x2c>)
  401658:	601a      	str	r2, [r3, #0]
  40165a:	e7f0      	b.n	40163e <_sbrk+0x6>
		return (caddr_t) -1;	
  40165c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401660:	4770      	bx	lr
  401662:	bf00      	nop
  401664:	2000039c 	.word	0x2000039c
  401668:	20027ffc 	.word	0x20027ffc
  40166c:	20003428 	.word	0x20003428

00401670 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401670:	f04f 30ff 	mov.w	r0, #4294967295
  401674:	4770      	bx	lr

00401676 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401676:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40167a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40167c:	2000      	movs	r0, #0
  40167e:	4770      	bx	lr

00401680 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401680:	2001      	movs	r0, #1
  401682:	4770      	bx	lr

00401684 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401684:	2000      	movs	r0, #0
  401686:	4770      	bx	lr

00401688 <main>:
 */
#include <asf.h>
#include <app.h>

int main (void)
{
  401688:	b508      	push	{r3, lr}
		board_init();
  40168a:	4b04      	ldr	r3, [pc, #16]	; (40169c <main+0x14>)
  40168c:	4798      	blx	r3

		app_init();
  40168e:	4b04      	ldr	r3, [pc, #16]	; (4016a0 <main+0x18>)
  401690:	4798      	blx	r3
		
		app_run();
  401692:	4b04      	ldr	r3, [pc, #16]	; (4016a4 <main+0x1c>)
  401694:	4798      	blx	r3

}
  401696:	2000      	movs	r0, #0
  401698:	bd08      	pop	{r3, pc}
  40169a:	bf00      	nop
  40169c:	00401129 	.word	0x00401129
  4016a0:	00400531 	.word	0x00400531
  4016a4:	00400231 	.word	0x00400231

004016a8 <sin>:
  4016a8:	b530      	push	{r4, r5, lr}
  4016aa:	4a1f      	ldr	r2, [pc, #124]	; (401728 <sin+0x80>)
  4016ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4016b0:	4293      	cmp	r3, r2
  4016b2:	b087      	sub	sp, #28
  4016b4:	dd1b      	ble.n	4016ee <sin+0x46>
  4016b6:	4a1d      	ldr	r2, [pc, #116]	; (40172c <sin+0x84>)
  4016b8:	4293      	cmp	r3, r2
  4016ba:	dd05      	ble.n	4016c8 <sin+0x20>
  4016bc:	4602      	mov	r2, r0
  4016be:	460b      	mov	r3, r1
  4016c0:	f004 fc04 	bl	405ecc <__aeabi_dsub>
  4016c4:	b007      	add	sp, #28
  4016c6:	bd30      	pop	{r4, r5, pc}
  4016c8:	aa02      	add	r2, sp, #8
  4016ca:	f000 f831 	bl	401730 <__ieee754_rem_pio2>
  4016ce:	f000 0003 	and.w	r0, r0, #3
  4016d2:	2801      	cmp	r0, #1
  4016d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4016d8:	d01a      	beq.n	401710 <sin+0x68>
  4016da:	2802      	cmp	r0, #2
  4016dc:	d00f      	beq.n	4016fe <sin+0x56>
  4016de:	b1e0      	cbz	r0, 40171a <sin+0x72>
  4016e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4016e4:	f000 fa48 	bl	401b78 <__kernel_cos>
  4016e8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4016ec:	e7ea      	b.n	4016c4 <sin+0x1c>
  4016ee:	2300      	movs	r3, #0
  4016f0:	9300      	str	r3, [sp, #0]
  4016f2:	2200      	movs	r2, #0
  4016f4:	2300      	movs	r3, #0
  4016f6:	f000 ffab 	bl	402650 <__kernel_sin>
  4016fa:	b007      	add	sp, #28
  4016fc:	bd30      	pop	{r4, r5, pc}
  4016fe:	2401      	movs	r4, #1
  401700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401704:	9400      	str	r4, [sp, #0]
  401706:	f000 ffa3 	bl	402650 <__kernel_sin>
  40170a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40170e:	e7d9      	b.n	4016c4 <sin+0x1c>
  401710:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401714:	f000 fa30 	bl	401b78 <__kernel_cos>
  401718:	e7d4      	b.n	4016c4 <sin+0x1c>
  40171a:	2401      	movs	r4, #1
  40171c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401720:	9400      	str	r4, [sp, #0]
  401722:	f000 ff95 	bl	402650 <__kernel_sin>
  401726:	e7cd      	b.n	4016c4 <sin+0x1c>
  401728:	3fe921fb 	.word	0x3fe921fb
  40172c:	7fefffff 	.word	0x7fefffff

00401730 <__ieee754_rem_pio2>:
  401730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401734:	4e9a      	ldr	r6, [pc, #616]	; (4019a0 <__ieee754_rem_pio2+0x270>)
  401736:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  40173a:	42b7      	cmp	r7, r6
  40173c:	b091      	sub	sp, #68	; 0x44
  40173e:	f340 808e 	ble.w	40185e <__ieee754_rem_pio2+0x12e>
  401742:	4692      	mov	sl, r2
  401744:	4a97      	ldr	r2, [pc, #604]	; (4019a4 <__ieee754_rem_pio2+0x274>)
  401746:	4297      	cmp	r7, r2
  401748:	460c      	mov	r4, r1
  40174a:	dc26      	bgt.n	40179a <__ieee754_rem_pio2+0x6a>
  40174c:	2900      	cmp	r1, #0
  40174e:	a38a      	add	r3, pc, #552	; (adr r3, 401978 <__ieee754_rem_pio2+0x248>)
  401750:	e9d3 2300 	ldrd	r2, r3, [r3]
  401754:	f340 81b4 	ble.w	401ac0 <__ieee754_rem_pio2+0x390>
  401758:	f004 fbb8 	bl	405ecc <__aeabi_dsub>
  40175c:	4b92      	ldr	r3, [pc, #584]	; (4019a8 <__ieee754_rem_pio2+0x278>)
  40175e:	429f      	cmp	r7, r3
  401760:	4604      	mov	r4, r0
  401762:	460d      	mov	r5, r1
  401764:	f000 8090 	beq.w	401888 <__ieee754_rem_pio2+0x158>
  401768:	a385      	add	r3, pc, #532	; (adr r3, 401980 <__ieee754_rem_pio2+0x250>)
  40176a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40176e:	f004 fbad 	bl	405ecc <__aeabi_dsub>
  401772:	4602      	mov	r2, r0
  401774:	460b      	mov	r3, r1
  401776:	e9ca 2300 	strd	r2, r3, [sl]
  40177a:	4620      	mov	r0, r4
  40177c:	4629      	mov	r1, r5
  40177e:	f004 fba5 	bl	405ecc <__aeabi_dsub>
  401782:	a37f      	add	r3, pc, #508	; (adr r3, 401980 <__ieee754_rem_pio2+0x250>)
  401784:	e9d3 2300 	ldrd	r2, r3, [r3]
  401788:	f004 fba0 	bl	405ecc <__aeabi_dsub>
  40178c:	2501      	movs	r5, #1
  40178e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401792:	4628      	mov	r0, r5
  401794:	b011      	add	sp, #68	; 0x44
  401796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40179a:	4a84      	ldr	r2, [pc, #528]	; (4019ac <__ieee754_rem_pio2+0x27c>)
  40179c:	4297      	cmp	r7, r2
  40179e:	f340 8090 	ble.w	4018c2 <__ieee754_rem_pio2+0x192>
  4017a2:	4a83      	ldr	r2, [pc, #524]	; (4019b0 <__ieee754_rem_pio2+0x280>)
  4017a4:	4297      	cmp	r7, r2
  4017a6:	dc65      	bgt.n	401874 <__ieee754_rem_pio2+0x144>
  4017a8:	153d      	asrs	r5, r7, #20
  4017aa:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  4017ae:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  4017b2:	4619      	mov	r1, r3
  4017b4:	461f      	mov	r7, r3
  4017b6:	4606      	mov	r6, r0
  4017b8:	f004 ffec 	bl	406794 <__aeabi_d2iz>
  4017bc:	f004 fcd4 	bl	406168 <__aeabi_i2d>
  4017c0:	4680      	mov	r8, r0
  4017c2:	4689      	mov	r9, r1
  4017c4:	4602      	mov	r2, r0
  4017c6:	460b      	mov	r3, r1
  4017c8:	4630      	mov	r0, r6
  4017ca:	4639      	mov	r1, r7
  4017cc:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  4017d0:	f004 fb7c 	bl	405ecc <__aeabi_dsub>
  4017d4:	2200      	movs	r2, #0
  4017d6:	4b77      	ldr	r3, [pc, #476]	; (4019b4 <__ieee754_rem_pio2+0x284>)
  4017d8:	f004 fd2c 	bl	406234 <__aeabi_dmul>
  4017dc:	4689      	mov	r9, r1
  4017de:	4680      	mov	r8, r0
  4017e0:	f004 ffd8 	bl	406794 <__aeabi_d2iz>
  4017e4:	f004 fcc0 	bl	406168 <__aeabi_i2d>
  4017e8:	4602      	mov	r2, r0
  4017ea:	460b      	mov	r3, r1
  4017ec:	4606      	mov	r6, r0
  4017ee:	460f      	mov	r7, r1
  4017f0:	4640      	mov	r0, r8
  4017f2:	4649      	mov	r1, r9
  4017f4:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  4017f8:	f004 fb68 	bl	405ecc <__aeabi_dsub>
  4017fc:	2200      	movs	r2, #0
  4017fe:	4b6d      	ldr	r3, [pc, #436]	; (4019b4 <__ieee754_rem_pio2+0x284>)
  401800:	f004 fd18 	bl	406234 <__aeabi_dmul>
  401804:	2200      	movs	r2, #0
  401806:	2300      	movs	r3, #0
  401808:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  40180c:	f004 ff7a 	bl	406704 <__aeabi_dcmpeq>
  401810:	2800      	cmp	r0, #0
  401812:	f000 8173 	beq.w	401afc <__ieee754_rem_pio2+0x3cc>
  401816:	2300      	movs	r3, #0
  401818:	4630      	mov	r0, r6
  40181a:	4639      	mov	r1, r7
  40181c:	2200      	movs	r2, #0
  40181e:	f004 ff71 	bl	406704 <__aeabi_dcmpeq>
  401822:	2800      	cmp	r0, #0
  401824:	bf14      	ite	ne
  401826:	2301      	movne	r3, #1
  401828:	2302      	moveq	r3, #2
  40182a:	4a63      	ldr	r2, [pc, #396]	; (4019b8 <__ieee754_rem_pio2+0x288>)
  40182c:	9201      	str	r2, [sp, #4]
  40182e:	2102      	movs	r1, #2
  401830:	462a      	mov	r2, r5
  401832:	9100      	str	r1, [sp, #0]
  401834:	a80a      	add	r0, sp, #40	; 0x28
  401836:	4651      	mov	r1, sl
  401838:	f000 fac2 	bl	401dc0 <__kernel_rem_pio2>
  40183c:	2c00      	cmp	r4, #0
  40183e:	4605      	mov	r5, r0
  401840:	da14      	bge.n	40186c <__ieee754_rem_pio2+0x13c>
  401842:	f8da 2004 	ldr.w	r2, [sl, #4]
  401846:	f8da 300c 	ldr.w	r3, [sl, #12]
  40184a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40184e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  401852:	4245      	negs	r5, r0
  401854:	f8ca 2004 	str.w	r2, [sl, #4]
  401858:	f8ca 300c 	str.w	r3, [sl, #12]
  40185c:	e006      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  40185e:	e9c2 0100 	strd	r0, r1, [r2]
  401862:	2500      	movs	r5, #0
  401864:	2400      	movs	r4, #0
  401866:	e9c2 4502 	strd	r4, r5, [r2, #8]
  40186a:	2500      	movs	r5, #0
  40186c:	4628      	mov	r0, r5
  40186e:	b011      	add	sp, #68	; 0x44
  401870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401874:	4602      	mov	r2, r0
  401876:	460b      	mov	r3, r1
  401878:	f004 fb28 	bl	405ecc <__aeabi_dsub>
  40187c:	2500      	movs	r5, #0
  40187e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401882:	e9ca 0100 	strd	r0, r1, [sl]
  401886:	e7f1      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  401888:	a33f      	add	r3, pc, #252	; (adr r3, 401988 <__ieee754_rem_pio2+0x258>)
  40188a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40188e:	f004 fb1d 	bl	405ecc <__aeabi_dsub>
  401892:	a33f      	add	r3, pc, #252	; (adr r3, 401990 <__ieee754_rem_pio2+0x260>)
  401894:	e9d3 2300 	ldrd	r2, r3, [r3]
  401898:	460d      	mov	r5, r1
  40189a:	4604      	mov	r4, r0
  40189c:	f004 fb16 	bl	405ecc <__aeabi_dsub>
  4018a0:	4602      	mov	r2, r0
  4018a2:	460b      	mov	r3, r1
  4018a4:	e9ca 2300 	strd	r2, r3, [sl]
  4018a8:	4629      	mov	r1, r5
  4018aa:	4620      	mov	r0, r4
  4018ac:	f004 fb0e 	bl	405ecc <__aeabi_dsub>
  4018b0:	a337      	add	r3, pc, #220	; (adr r3, 401990 <__ieee754_rem_pio2+0x260>)
  4018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018b6:	f004 fb09 	bl	405ecc <__aeabi_dsub>
  4018ba:	2501      	movs	r5, #1
  4018bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4018c0:	e7d4      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  4018c2:	f000 ff7b 	bl	4027bc <fabs>
  4018c6:	a334      	add	r3, pc, #208	; (adr r3, 401998 <__ieee754_rem_pio2+0x268>)
  4018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018cc:	4680      	mov	r8, r0
  4018ce:	4689      	mov	r9, r1
  4018d0:	f004 fcb0 	bl	406234 <__aeabi_dmul>
  4018d4:	2200      	movs	r2, #0
  4018d6:	4b39      	ldr	r3, [pc, #228]	; (4019bc <__ieee754_rem_pio2+0x28c>)
  4018d8:	f004 fafa 	bl	405ed0 <__adddf3>
  4018dc:	f004 ff5a 	bl	406794 <__aeabi_d2iz>
  4018e0:	4605      	mov	r5, r0
  4018e2:	f004 fc41 	bl	406168 <__aeabi_i2d>
  4018e6:	a324      	add	r3, pc, #144	; (adr r3, 401978 <__ieee754_rem_pio2+0x248>)
  4018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4018f0:	f004 fca0 	bl	406234 <__aeabi_dmul>
  4018f4:	4602      	mov	r2, r0
  4018f6:	460b      	mov	r3, r1
  4018f8:	4640      	mov	r0, r8
  4018fa:	4649      	mov	r1, r9
  4018fc:	f004 fae6 	bl	405ecc <__aeabi_dsub>
  401900:	a31f      	add	r3, pc, #124	; (adr r3, 401980 <__ieee754_rem_pio2+0x250>)
  401902:	e9d3 2300 	ldrd	r2, r3, [r3]
  401906:	4680      	mov	r8, r0
  401908:	4689      	mov	r9, r1
  40190a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40190e:	f004 fc91 	bl	406234 <__aeabi_dmul>
  401912:	2d1f      	cmp	r5, #31
  401914:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401918:	dc54      	bgt.n	4019c4 <__ieee754_rem_pio2+0x294>
  40191a:	4b29      	ldr	r3, [pc, #164]	; (4019c0 <__ieee754_rem_pio2+0x290>)
  40191c:	1e6a      	subs	r2, r5, #1
  40191e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401922:	429f      	cmp	r7, r3
  401924:	d04e      	beq.n	4019c4 <__ieee754_rem_pio2+0x294>
  401926:	4602      	mov	r2, r0
  401928:	460b      	mov	r3, r1
  40192a:	4640      	mov	r0, r8
  40192c:	4649      	mov	r1, r9
  40192e:	f004 facd 	bl	405ecc <__aeabi_dsub>
  401932:	4602      	mov	r2, r0
  401934:	460b      	mov	r3, r1
  401936:	e9ca 2300 	strd	r2, r3, [sl]
  40193a:	4683      	mov	fp, r0
  40193c:	460e      	mov	r6, r1
  40193e:	465a      	mov	r2, fp
  401940:	4633      	mov	r3, r6
  401942:	4640      	mov	r0, r8
  401944:	4649      	mov	r1, r9
  401946:	f004 fac1 	bl	405ecc <__aeabi_dsub>
  40194a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40194e:	f004 fabd 	bl	405ecc <__aeabi_dsub>
  401952:	2c00      	cmp	r4, #0
  401954:	4602      	mov	r2, r0
  401956:	460b      	mov	r3, r1
  401958:	e9ca 2302 	strd	r2, r3, [sl, #8]
  40195c:	da86      	bge.n	40186c <__ieee754_rem_pio2+0x13c>
  40195e:	465b      	mov	r3, fp
  401960:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  401964:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401968:	e88a 0048 	stmia.w	sl, {r3, r6}
  40196c:	f8ca 100c 	str.w	r1, [sl, #12]
  401970:	f8ca 0008 	str.w	r0, [sl, #8]
  401974:	426d      	negs	r5, r5
  401976:	e779      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  401978:	54400000 	.word	0x54400000
  40197c:	3ff921fb 	.word	0x3ff921fb
  401980:	1a626331 	.word	0x1a626331
  401984:	3dd0b461 	.word	0x3dd0b461
  401988:	1a600000 	.word	0x1a600000
  40198c:	3dd0b461 	.word	0x3dd0b461
  401990:	2e037073 	.word	0x2e037073
  401994:	3ba3198a 	.word	0x3ba3198a
  401998:	6dc9c883 	.word	0x6dc9c883
  40199c:	3fe45f30 	.word	0x3fe45f30
  4019a0:	3fe921fb 	.word	0x3fe921fb
  4019a4:	4002d97b 	.word	0x4002d97b
  4019a8:	3ff921fb 	.word	0x3ff921fb
  4019ac:	413921fb 	.word	0x413921fb
  4019b0:	7fefffff 	.word	0x7fefffff
  4019b4:	41700000 	.word	0x41700000
  4019b8:	00406a40 	.word	0x00406a40
  4019bc:	3fe00000 	.word	0x3fe00000
  4019c0:	004069c0 	.word	0x004069c0
  4019c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4019c8:	4640      	mov	r0, r8
  4019ca:	4649      	mov	r1, r9
  4019cc:	f004 fa7e 	bl	405ecc <__aeabi_dsub>
  4019d0:	153a      	asrs	r2, r7, #20
  4019d2:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4019d6:	1ad3      	subs	r3, r2, r3
  4019d8:	2b10      	cmp	r3, #16
  4019da:	4683      	mov	fp, r0
  4019dc:	460e      	mov	r6, r1
  4019de:	9209      	str	r2, [sp, #36]	; 0x24
  4019e0:	e9ca 0100 	strd	r0, r1, [sl]
  4019e4:	ddab      	ble.n	40193e <__ieee754_rem_pio2+0x20e>
  4019e6:	a358      	add	r3, pc, #352	; (adr r3, 401b48 <__ieee754_rem_pio2+0x418>)
  4019e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4019f0:	f004 fc20 	bl	406234 <__aeabi_dmul>
  4019f4:	4606      	mov	r6, r0
  4019f6:	460f      	mov	r7, r1
  4019f8:	4602      	mov	r2, r0
  4019fa:	460b      	mov	r3, r1
  4019fc:	4640      	mov	r0, r8
  4019fe:	4649      	mov	r1, r9
  401a00:	f004 fa64 	bl	405ecc <__aeabi_dsub>
  401a04:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401a08:	4602      	mov	r2, r0
  401a0a:	460b      	mov	r3, r1
  401a0c:	4640      	mov	r0, r8
  401a0e:	4649      	mov	r1, r9
  401a10:	f004 fa5c 	bl	405ecc <__aeabi_dsub>
  401a14:	4632      	mov	r2, r6
  401a16:	463b      	mov	r3, r7
  401a18:	f004 fa58 	bl	405ecc <__aeabi_dsub>
  401a1c:	a34c      	add	r3, pc, #304	; (adr r3, 401b50 <__ieee754_rem_pio2+0x420>)
  401a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a22:	4606      	mov	r6, r0
  401a24:	460f      	mov	r7, r1
  401a26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a2a:	f004 fc03 	bl	406234 <__aeabi_dmul>
  401a2e:	4632      	mov	r2, r6
  401a30:	463b      	mov	r3, r7
  401a32:	f004 fa4b 	bl	405ecc <__aeabi_dsub>
  401a36:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  401a3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401a3e:	4602      	mov	r2, r0
  401a40:	460b      	mov	r3, r1
  401a42:	4640      	mov	r0, r8
  401a44:	4649      	mov	r1, r9
  401a46:	f004 fa41 	bl	405ecc <__aeabi_dsub>
  401a4a:	460b      	mov	r3, r1
  401a4c:	f3c1 570a 	ubfx	r7, r1, #20, #11
  401a50:	460e      	mov	r6, r1
  401a52:	9909      	ldr	r1, [sp, #36]	; 0x24
  401a54:	1bcf      	subs	r7, r1, r7
  401a56:	4602      	mov	r2, r0
  401a58:	2f31      	cmp	r7, #49	; 0x31
  401a5a:	4683      	mov	fp, r0
  401a5c:	e9ca 2300 	strd	r2, r3, [sl]
  401a60:	dd6c      	ble.n	401b3c <__ieee754_rem_pio2+0x40c>
  401a62:	a33d      	add	r3, pc, #244	; (adr r3, 401b58 <__ieee754_rem_pio2+0x428>)
  401a64:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a6c:	f004 fbe2 	bl	406234 <__aeabi_dmul>
  401a70:	4606      	mov	r6, r0
  401a72:	460f      	mov	r7, r1
  401a74:	4602      	mov	r2, r0
  401a76:	460b      	mov	r3, r1
  401a78:	4640      	mov	r0, r8
  401a7a:	4649      	mov	r1, r9
  401a7c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  401a80:	f004 fa24 	bl	405ecc <__aeabi_dsub>
  401a84:	4602      	mov	r2, r0
  401a86:	460b      	mov	r3, r1
  401a88:	4680      	mov	r8, r0
  401a8a:	4689      	mov	r9, r1
  401a8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401a90:	f004 fa1c 	bl	405ecc <__aeabi_dsub>
  401a94:	4632      	mov	r2, r6
  401a96:	463b      	mov	r3, r7
  401a98:	f004 fa18 	bl	405ecc <__aeabi_dsub>
  401a9c:	a330      	add	r3, pc, #192	; (adr r3, 401b60 <__ieee754_rem_pio2+0x430>)
  401a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401aa2:	4606      	mov	r6, r0
  401aa4:	460f      	mov	r7, r1
  401aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401aaa:	f004 fbc3 	bl	406234 <__aeabi_dmul>
  401aae:	4632      	mov	r2, r6
  401ab0:	463b      	mov	r3, r7
  401ab2:	f004 fa0b 	bl	405ecc <__aeabi_dsub>
  401ab6:	4602      	mov	r2, r0
  401ab8:	460b      	mov	r3, r1
  401aba:	e9cd 2302 	strd	r2, r3, [sp, #8]
  401abe:	e734      	b.n	40192a <__ieee754_rem_pio2+0x1fa>
  401ac0:	f004 fa06 	bl	405ed0 <__adddf3>
  401ac4:	4b2a      	ldr	r3, [pc, #168]	; (401b70 <__ieee754_rem_pio2+0x440>)
  401ac6:	429f      	cmp	r7, r3
  401ac8:	4604      	mov	r4, r0
  401aca:	460d      	mov	r5, r1
  401acc:	d018      	beq.n	401b00 <__ieee754_rem_pio2+0x3d0>
  401ace:	a326      	add	r3, pc, #152	; (adr r3, 401b68 <__ieee754_rem_pio2+0x438>)
  401ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ad4:	f004 f9fc 	bl	405ed0 <__adddf3>
  401ad8:	4602      	mov	r2, r0
  401ada:	460b      	mov	r3, r1
  401adc:	e9ca 2300 	strd	r2, r3, [sl]
  401ae0:	4629      	mov	r1, r5
  401ae2:	4620      	mov	r0, r4
  401ae4:	f004 f9f2 	bl	405ecc <__aeabi_dsub>
  401ae8:	a31f      	add	r3, pc, #124	; (adr r3, 401b68 <__ieee754_rem_pio2+0x438>)
  401aea:	e9d3 2300 	ldrd	r2, r3, [r3]
  401aee:	f004 f9ef 	bl	405ed0 <__adddf3>
  401af2:	f04f 35ff 	mov.w	r5, #4294967295
  401af6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401afa:	e6b7      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  401afc:	2303      	movs	r3, #3
  401afe:	e694      	b.n	40182a <__ieee754_rem_pio2+0xfa>
  401b00:	a311      	add	r3, pc, #68	; (adr r3, 401b48 <__ieee754_rem_pio2+0x418>)
  401b02:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b06:	f004 f9e3 	bl	405ed0 <__adddf3>
  401b0a:	a311      	add	r3, pc, #68	; (adr r3, 401b50 <__ieee754_rem_pio2+0x420>)
  401b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b10:	460d      	mov	r5, r1
  401b12:	4604      	mov	r4, r0
  401b14:	f004 f9dc 	bl	405ed0 <__adddf3>
  401b18:	4602      	mov	r2, r0
  401b1a:	460b      	mov	r3, r1
  401b1c:	e9ca 2300 	strd	r2, r3, [sl]
  401b20:	4629      	mov	r1, r5
  401b22:	4620      	mov	r0, r4
  401b24:	f004 f9d2 	bl	405ecc <__aeabi_dsub>
  401b28:	a309      	add	r3, pc, #36	; (adr r3, 401b50 <__ieee754_rem_pio2+0x420>)
  401b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b2e:	f004 f9cf 	bl	405ed0 <__adddf3>
  401b32:	f04f 35ff 	mov.w	r5, #4294967295
  401b36:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401b3a:	e697      	b.n	40186c <__ieee754_rem_pio2+0x13c>
  401b3c:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  401b40:	e6fd      	b.n	40193e <__ieee754_rem_pio2+0x20e>
  401b42:	bf00      	nop
  401b44:	f3af 8000 	nop.w
  401b48:	1a600000 	.word	0x1a600000
  401b4c:	3dd0b461 	.word	0x3dd0b461
  401b50:	2e037073 	.word	0x2e037073
  401b54:	3ba3198a 	.word	0x3ba3198a
  401b58:	2e000000 	.word	0x2e000000
  401b5c:	3ba3198a 	.word	0x3ba3198a
  401b60:	252049c1 	.word	0x252049c1
  401b64:	397b839a 	.word	0x397b839a
  401b68:	1a626331 	.word	0x1a626331
  401b6c:	3dd0b461 	.word	0x3dd0b461
  401b70:	3ff921fb 	.word	0x3ff921fb
  401b74:	00000000 	.word	0x00000000

00401b78 <__kernel_cos>:
  401b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b7c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  401b80:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  401b84:	b085      	sub	sp, #20
  401b86:	460c      	mov	r4, r1
  401b88:	4692      	mov	sl, r2
  401b8a:	469b      	mov	fp, r3
  401b8c:	4605      	mov	r5, r0
  401b8e:	da6b      	bge.n	401c68 <__kernel_cos+0xf0>
  401b90:	f004 fe00 	bl	406794 <__aeabi_d2iz>
  401b94:	2800      	cmp	r0, #0
  401b96:	f000 80e8 	beq.w	401d6a <__kernel_cos+0x1f2>
  401b9a:	462a      	mov	r2, r5
  401b9c:	4623      	mov	r3, r4
  401b9e:	4628      	mov	r0, r5
  401ba0:	4621      	mov	r1, r4
  401ba2:	f004 fb47 	bl	406234 <__aeabi_dmul>
  401ba6:	a374      	add	r3, pc, #464	; (adr r3, 401d78 <__kernel_cos+0x200>)
  401ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bac:	4680      	mov	r8, r0
  401bae:	4689      	mov	r9, r1
  401bb0:	f004 fb40 	bl	406234 <__aeabi_dmul>
  401bb4:	a372      	add	r3, pc, #456	; (adr r3, 401d80 <__kernel_cos+0x208>)
  401bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bba:	f004 f989 	bl	405ed0 <__adddf3>
  401bbe:	4642      	mov	r2, r8
  401bc0:	464b      	mov	r3, r9
  401bc2:	f004 fb37 	bl	406234 <__aeabi_dmul>
  401bc6:	a370      	add	r3, pc, #448	; (adr r3, 401d88 <__kernel_cos+0x210>)
  401bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bcc:	f004 f97e 	bl	405ecc <__aeabi_dsub>
  401bd0:	4642      	mov	r2, r8
  401bd2:	464b      	mov	r3, r9
  401bd4:	f004 fb2e 	bl	406234 <__aeabi_dmul>
  401bd8:	a36d      	add	r3, pc, #436	; (adr r3, 401d90 <__kernel_cos+0x218>)
  401bda:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bde:	f004 f977 	bl	405ed0 <__adddf3>
  401be2:	4642      	mov	r2, r8
  401be4:	464b      	mov	r3, r9
  401be6:	f004 fb25 	bl	406234 <__aeabi_dmul>
  401bea:	a36b      	add	r3, pc, #428	; (adr r3, 401d98 <__kernel_cos+0x220>)
  401bec:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bf0:	f004 f96c 	bl	405ecc <__aeabi_dsub>
  401bf4:	4642      	mov	r2, r8
  401bf6:	464b      	mov	r3, r9
  401bf8:	f004 fb1c 	bl	406234 <__aeabi_dmul>
  401bfc:	a368      	add	r3, pc, #416	; (adr r3, 401da0 <__kernel_cos+0x228>)
  401bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c02:	f004 f965 	bl	405ed0 <__adddf3>
  401c06:	4642      	mov	r2, r8
  401c08:	464b      	mov	r3, r9
  401c0a:	f004 fb13 	bl	406234 <__aeabi_dmul>
  401c0e:	e9cd 0100 	strd	r0, r1, [sp]
  401c12:	2200      	movs	r2, #0
  401c14:	4b64      	ldr	r3, [pc, #400]	; (401da8 <__kernel_cos+0x230>)
  401c16:	4640      	mov	r0, r8
  401c18:	4649      	mov	r1, r9
  401c1a:	f004 fb0b 	bl	406234 <__aeabi_dmul>
  401c1e:	e9dd 2300 	ldrd	r2, r3, [sp]
  401c22:	4606      	mov	r6, r0
  401c24:	460f      	mov	r7, r1
  401c26:	4640      	mov	r0, r8
  401c28:	4649      	mov	r1, r9
  401c2a:	f004 fb03 	bl	406234 <__aeabi_dmul>
  401c2e:	4652      	mov	r2, sl
  401c30:	4680      	mov	r8, r0
  401c32:	4689      	mov	r9, r1
  401c34:	465b      	mov	r3, fp
  401c36:	4628      	mov	r0, r5
  401c38:	4621      	mov	r1, r4
  401c3a:	f004 fafb 	bl	406234 <__aeabi_dmul>
  401c3e:	4602      	mov	r2, r0
  401c40:	460b      	mov	r3, r1
  401c42:	4640      	mov	r0, r8
  401c44:	4649      	mov	r1, r9
  401c46:	f004 f941 	bl	405ecc <__aeabi_dsub>
  401c4a:	4602      	mov	r2, r0
  401c4c:	460b      	mov	r3, r1
  401c4e:	4630      	mov	r0, r6
  401c50:	4639      	mov	r1, r7
  401c52:	f004 f93b 	bl	405ecc <__aeabi_dsub>
  401c56:	4602      	mov	r2, r0
  401c58:	460b      	mov	r3, r1
  401c5a:	2000      	movs	r0, #0
  401c5c:	4953      	ldr	r1, [pc, #332]	; (401dac <__kernel_cos+0x234>)
  401c5e:	f004 f935 	bl	405ecc <__aeabi_dsub>
  401c62:	b005      	add	sp, #20
  401c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c68:	4602      	mov	r2, r0
  401c6a:	460b      	mov	r3, r1
  401c6c:	f004 fae2 	bl	406234 <__aeabi_dmul>
  401c70:	a341      	add	r3, pc, #260	; (adr r3, 401d78 <__kernel_cos+0x200>)
  401c72:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c76:	4680      	mov	r8, r0
  401c78:	4689      	mov	r9, r1
  401c7a:	f004 fadb 	bl	406234 <__aeabi_dmul>
  401c7e:	a340      	add	r3, pc, #256	; (adr r3, 401d80 <__kernel_cos+0x208>)
  401c80:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c84:	f004 f924 	bl	405ed0 <__adddf3>
  401c88:	4642      	mov	r2, r8
  401c8a:	464b      	mov	r3, r9
  401c8c:	f004 fad2 	bl	406234 <__aeabi_dmul>
  401c90:	a33d      	add	r3, pc, #244	; (adr r3, 401d88 <__kernel_cos+0x210>)
  401c92:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c96:	f004 f919 	bl	405ecc <__aeabi_dsub>
  401c9a:	4642      	mov	r2, r8
  401c9c:	464b      	mov	r3, r9
  401c9e:	f004 fac9 	bl	406234 <__aeabi_dmul>
  401ca2:	a33b      	add	r3, pc, #236	; (adr r3, 401d90 <__kernel_cos+0x218>)
  401ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ca8:	f004 f912 	bl	405ed0 <__adddf3>
  401cac:	4642      	mov	r2, r8
  401cae:	464b      	mov	r3, r9
  401cb0:	f004 fac0 	bl	406234 <__aeabi_dmul>
  401cb4:	a338      	add	r3, pc, #224	; (adr r3, 401d98 <__kernel_cos+0x220>)
  401cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cba:	f004 f907 	bl	405ecc <__aeabi_dsub>
  401cbe:	4642      	mov	r2, r8
  401cc0:	464b      	mov	r3, r9
  401cc2:	f004 fab7 	bl	406234 <__aeabi_dmul>
  401cc6:	a336      	add	r3, pc, #216	; (adr r3, 401da0 <__kernel_cos+0x228>)
  401cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ccc:	f004 f900 	bl	405ed0 <__adddf3>
  401cd0:	464b      	mov	r3, r9
  401cd2:	4642      	mov	r2, r8
  401cd4:	f004 faae 	bl	406234 <__aeabi_dmul>
  401cd8:	4b35      	ldr	r3, [pc, #212]	; (401db0 <__kernel_cos+0x238>)
  401cda:	429e      	cmp	r6, r3
  401cdc:	e9cd 0100 	strd	r0, r1, [sp]
  401ce0:	dd97      	ble.n	401c12 <__kernel_cos+0x9a>
  401ce2:	4b34      	ldr	r3, [pc, #208]	; (401db4 <__kernel_cos+0x23c>)
  401ce4:	429e      	cmp	r6, r3
  401ce6:	f04f 0200 	mov.w	r2, #0
  401cea:	dc38      	bgt.n	401d5e <__kernel_cos+0x1e6>
  401cec:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  401cf0:	2000      	movs	r0, #0
  401cf2:	492e      	ldr	r1, [pc, #184]	; (401dac <__kernel_cos+0x234>)
  401cf4:	4616      	mov	r6, r2
  401cf6:	461f      	mov	r7, r3
  401cf8:	f004 f8e8 	bl	405ecc <__aeabi_dsub>
  401cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401d00:	2200      	movs	r2, #0
  401d02:	4b29      	ldr	r3, [pc, #164]	; (401da8 <__kernel_cos+0x230>)
  401d04:	4640      	mov	r0, r8
  401d06:	4649      	mov	r1, r9
  401d08:	f004 fa94 	bl	406234 <__aeabi_dmul>
  401d0c:	4632      	mov	r2, r6
  401d0e:	463b      	mov	r3, r7
  401d10:	f004 f8dc 	bl	405ecc <__aeabi_dsub>
  401d14:	e9dd 2300 	ldrd	r2, r3, [sp]
  401d18:	4606      	mov	r6, r0
  401d1a:	460f      	mov	r7, r1
  401d1c:	4640      	mov	r0, r8
  401d1e:	4649      	mov	r1, r9
  401d20:	f004 fa88 	bl	406234 <__aeabi_dmul>
  401d24:	4652      	mov	r2, sl
  401d26:	4680      	mov	r8, r0
  401d28:	4689      	mov	r9, r1
  401d2a:	465b      	mov	r3, fp
  401d2c:	4628      	mov	r0, r5
  401d2e:	4621      	mov	r1, r4
  401d30:	f004 fa80 	bl	406234 <__aeabi_dmul>
  401d34:	4602      	mov	r2, r0
  401d36:	460b      	mov	r3, r1
  401d38:	4640      	mov	r0, r8
  401d3a:	4649      	mov	r1, r9
  401d3c:	f004 f8c6 	bl	405ecc <__aeabi_dsub>
  401d40:	4602      	mov	r2, r0
  401d42:	460b      	mov	r3, r1
  401d44:	4630      	mov	r0, r6
  401d46:	4639      	mov	r1, r7
  401d48:	f004 f8c0 	bl	405ecc <__aeabi_dsub>
  401d4c:	4602      	mov	r2, r0
  401d4e:	460b      	mov	r3, r1
  401d50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401d54:	f004 f8ba 	bl	405ecc <__aeabi_dsub>
  401d58:	b005      	add	sp, #20
  401d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d5e:	4b16      	ldr	r3, [pc, #88]	; (401db8 <__kernel_cos+0x240>)
  401d60:	4f16      	ldr	r7, [pc, #88]	; (401dbc <__kernel_cos+0x244>)
  401d62:	e9cd 2302 	strd	r2, r3, [sp, #8]
  401d66:	2600      	movs	r6, #0
  401d68:	e7ca      	b.n	401d00 <__kernel_cos+0x188>
  401d6a:	4910      	ldr	r1, [pc, #64]	; (401dac <__kernel_cos+0x234>)
  401d6c:	2000      	movs	r0, #0
  401d6e:	b005      	add	sp, #20
  401d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d74:	f3af 8000 	nop.w
  401d78:	be8838d4 	.word	0xbe8838d4
  401d7c:	bda8fae9 	.word	0xbda8fae9
  401d80:	bdb4b1c4 	.word	0xbdb4b1c4
  401d84:	3e21ee9e 	.word	0x3e21ee9e
  401d88:	809c52ad 	.word	0x809c52ad
  401d8c:	3e927e4f 	.word	0x3e927e4f
  401d90:	19cb1590 	.word	0x19cb1590
  401d94:	3efa01a0 	.word	0x3efa01a0
  401d98:	16c15177 	.word	0x16c15177
  401d9c:	3f56c16c 	.word	0x3f56c16c
  401da0:	5555554c 	.word	0x5555554c
  401da4:	3fa55555 	.word	0x3fa55555
  401da8:	3fe00000 	.word	0x3fe00000
  401dac:	3ff00000 	.word	0x3ff00000
  401db0:	3fd33332 	.word	0x3fd33332
  401db4:	3fe90000 	.word	0x3fe90000
  401db8:	3fe70000 	.word	0x3fe70000
  401dbc:	3fd20000 	.word	0x3fd20000

00401dc0 <__kernel_rem_pio2>:
  401dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401dc4:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  401dc8:	4c9c      	ldr	r4, [pc, #624]	; (40203c <__kernel_rem_pio2+0x27c>)
  401dca:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  401dcc:	4d9c      	ldr	r5, [pc, #624]	; (402040 <__kernel_rem_pio2+0x280>)
  401dce:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  401dd2:	9405      	str	r4, [sp, #20]
  401dd4:	4626      	mov	r6, r4
  401dd6:	1ed4      	subs	r4, r2, #3
  401dd8:	fb85 7504 	smull	r7, r5, r5, r4
  401ddc:	17e4      	asrs	r4, r4, #31
  401dde:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  401de2:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  401de6:	461d      	mov	r5, r3
  401de8:	9308      	str	r3, [sp, #32]
  401dea:	1c63      	adds	r3, r4, #1
  401dec:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  401df0:	3d01      	subs	r5, #1
  401df2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401df6:	9304      	str	r3, [sp, #16]
  401df8:	462b      	mov	r3, r5
  401dfa:	9409      	str	r4, [sp, #36]	; 0x24
  401dfc:	9502      	str	r5, [sp, #8]
  401dfe:	1b65      	subs	r5, r4, r5
  401e00:	18f4      	adds	r4, r6, r3
  401e02:	9003      	str	r0, [sp, #12]
  401e04:	9106      	str	r1, [sp, #24]
  401e06:	d41a      	bmi.n	401e3e <__kernel_rem_pio2+0x7e>
  401e08:	442c      	add	r4, r5
  401e0a:	3401      	adds	r4, #1
  401e0c:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  401e10:	2600      	movs	r6, #0
  401e12:	2700      	movs	r7, #0
  401e14:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  401e18:	e008      	b.n	401e2c <__kernel_rem_pio2+0x6c>
  401e1a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  401e1e:	f004 f9a3 	bl	406168 <__aeabi_i2d>
  401e22:	3501      	adds	r5, #1
  401e24:	42a5      	cmp	r5, r4
  401e26:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  401e2a:	d008      	beq.n	401e3e <__kernel_rem_pio2+0x7e>
  401e2c:	2d00      	cmp	r5, #0
  401e2e:	daf4      	bge.n	401e1a <__kernel_rem_pio2+0x5a>
  401e30:	3501      	adds	r5, #1
  401e32:	4630      	mov	r0, r6
  401e34:	4639      	mov	r1, r7
  401e36:	42a5      	cmp	r5, r4
  401e38:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  401e3c:	d1f6      	bne.n	401e2c <__kernel_rem_pio2+0x6c>
  401e3e:	9b05      	ldr	r3, [sp, #20]
  401e40:	2b00      	cmp	r3, #0
  401e42:	db2e      	blt.n	401ea2 <__kernel_rem_pio2+0xe2>
  401e44:	9b08      	ldr	r3, [sp, #32]
  401e46:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  401e4a:	9b03      	ldr	r3, [sp, #12]
  401e4c:	f1a9 0808 	sub.w	r8, r9, #8
  401e50:	4498      	add	r8, r3
  401e52:	ab20      	add	r3, sp, #128	; 0x80
  401e54:	4499      	add	r9, r3
  401e56:	9b05      	ldr	r3, [sp, #20]
  401e58:	aa70      	add	r2, sp, #448	; 0x1c0
  401e5a:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  401e5e:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  401e62:	9b02      	ldr	r3, [sp, #8]
  401e64:	2b00      	cmp	r3, #0
  401e66:	f2c0 830f 	blt.w	402488 <__kernel_rem_pio2+0x6c8>
  401e6a:	9b03      	ldr	r3, [sp, #12]
  401e6c:	464d      	mov	r5, r9
  401e6e:	f1a3 0408 	sub.w	r4, r3, #8
  401e72:	2600      	movs	r6, #0
  401e74:	2700      	movs	r7, #0
  401e76:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  401e7a:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  401e7e:	f004 f9d9 	bl	406234 <__aeabi_dmul>
  401e82:	4602      	mov	r2, r0
  401e84:	460b      	mov	r3, r1
  401e86:	4630      	mov	r0, r6
  401e88:	4639      	mov	r1, r7
  401e8a:	f004 f821 	bl	405ed0 <__adddf3>
  401e8e:	4544      	cmp	r4, r8
  401e90:	4606      	mov	r6, r0
  401e92:	460f      	mov	r7, r1
  401e94:	d1ef      	bne.n	401e76 <__kernel_rem_pio2+0xb6>
  401e96:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  401e9a:	45da      	cmp	sl, fp
  401e9c:	f109 0908 	add.w	r9, r9, #8
  401ea0:	d1df      	bne.n	401e62 <__kernel_rem_pio2+0xa2>
  401ea2:	9805      	ldr	r0, [sp, #20]
  401ea4:	9a08      	ldr	r2, [sp, #32]
  401ea6:	9000      	str	r0, [sp, #0]
  401ea8:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  401eac:	3b01      	subs	r3, #1
  401eae:	009b      	lsls	r3, r3, #2
  401eb0:	ac0c      	add	r4, sp, #48	; 0x30
  401eb2:	1f19      	subs	r1, r3, #4
  401eb4:	4423      	add	r3, r4
  401eb6:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  401eba:	930b      	str	r3, [sp, #44]	; 0x2c
  401ebc:	9b03      	ldr	r3, [sp, #12]
  401ebe:	3a01      	subs	r2, #1
  401ec0:	4421      	add	r1, r4
  401ec2:	910a      	str	r1, [sp, #40]	; 0x28
  401ec4:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  401ec8:	9a00      	ldr	r2, [sp, #0]
  401eca:	a998      	add	r1, sp, #608	; 0x260
  401ecc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  401ed0:	2a00      	cmp	r2, #0
  401ed2:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  401ed6:	4613      	mov	r3, r2
  401ed8:	dd2b      	ble.n	401f32 <__kernel_rem_pio2+0x172>
  401eda:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  401ede:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  401ee2:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  401ee6:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  401eea:	2200      	movs	r2, #0
  401eec:	4b55      	ldr	r3, [pc, #340]	; (402044 <__kernel_rem_pio2+0x284>)
  401eee:	4620      	mov	r0, r4
  401ef0:	4629      	mov	r1, r5
  401ef2:	f004 f99f 	bl	406234 <__aeabi_dmul>
  401ef6:	f004 fc4d 	bl	406794 <__aeabi_d2iz>
  401efa:	f004 f935 	bl	406168 <__aeabi_i2d>
  401efe:	2200      	movs	r2, #0
  401f00:	4b51      	ldr	r3, [pc, #324]	; (402048 <__kernel_rem_pio2+0x288>)
  401f02:	4606      	mov	r6, r0
  401f04:	460f      	mov	r7, r1
  401f06:	f004 f995 	bl	406234 <__aeabi_dmul>
  401f0a:	4602      	mov	r2, r0
  401f0c:	460b      	mov	r3, r1
  401f0e:	4620      	mov	r0, r4
  401f10:	4629      	mov	r1, r5
  401f12:	f003 ffdb 	bl	405ecc <__aeabi_dsub>
  401f16:	f004 fc3d 	bl	406794 <__aeabi_d2iz>
  401f1a:	e878 2302 	ldrd	r2, r3, [r8], #-8
  401f1e:	f849 0f04 	str.w	r0, [r9, #4]!
  401f22:	4639      	mov	r1, r7
  401f24:	4630      	mov	r0, r6
  401f26:	f003 ffd3 	bl	405ed0 <__adddf3>
  401f2a:	45d0      	cmp	r8, sl
  401f2c:	4604      	mov	r4, r0
  401f2e:	460d      	mov	r5, r1
  401f30:	d1db      	bne.n	401eea <__kernel_rem_pio2+0x12a>
  401f32:	f8dd 9010 	ldr.w	r9, [sp, #16]
  401f36:	4620      	mov	r0, r4
  401f38:	4629      	mov	r1, r5
  401f3a:	464a      	mov	r2, r9
  401f3c:	f000 fcd0 	bl	4028e0 <scalbn>
  401f40:	2200      	movs	r2, #0
  401f42:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  401f46:	4604      	mov	r4, r0
  401f48:	460d      	mov	r5, r1
  401f4a:	f004 f973 	bl	406234 <__aeabi_dmul>
  401f4e:	f000 fc3b 	bl	4027c8 <floor>
  401f52:	2200      	movs	r2, #0
  401f54:	4b3d      	ldr	r3, [pc, #244]	; (40204c <__kernel_rem_pio2+0x28c>)
  401f56:	f004 f96d 	bl	406234 <__aeabi_dmul>
  401f5a:	4602      	mov	r2, r0
  401f5c:	460b      	mov	r3, r1
  401f5e:	4620      	mov	r0, r4
  401f60:	4629      	mov	r1, r5
  401f62:	f003 ffb3 	bl	405ecc <__aeabi_dsub>
  401f66:	460d      	mov	r5, r1
  401f68:	4604      	mov	r4, r0
  401f6a:	f004 fc13 	bl	406794 <__aeabi_d2iz>
  401f6e:	4680      	mov	r8, r0
  401f70:	f004 f8fa 	bl	406168 <__aeabi_i2d>
  401f74:	460b      	mov	r3, r1
  401f76:	4602      	mov	r2, r0
  401f78:	4629      	mov	r1, r5
  401f7a:	4620      	mov	r0, r4
  401f7c:	f003 ffa6 	bl	405ecc <__aeabi_dsub>
  401f80:	464b      	mov	r3, r9
  401f82:	2b00      	cmp	r3, #0
  401f84:	4606      	mov	r6, r0
  401f86:	460f      	mov	r7, r1
  401f88:	f340 80f7 	ble.w	40217a <__kernel_rem_pio2+0x3ba>
  401f8c:	9a00      	ldr	r2, [sp, #0]
  401f8e:	a90c      	add	r1, sp, #48	; 0x30
  401f90:	3a01      	subs	r2, #1
  401f92:	f1c9 0318 	rsb	r3, r9, #24
  401f96:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  401f9a:	fa45 f103 	asr.w	r1, r5, r3
  401f9e:	fa01 f303 	lsl.w	r3, r1, r3
  401fa2:	a80c      	add	r0, sp, #48	; 0x30
  401fa4:	1aeb      	subs	r3, r5, r3
  401fa6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  401faa:	f1c9 0517 	rsb	r5, r9, #23
  401fae:	4488      	add	r8, r1
  401fb0:	fa43 f505 	asr.w	r5, r3, r5
  401fb4:	2d00      	cmp	r5, #0
  401fb6:	dd63      	ble.n	402080 <__kernel_rem_pio2+0x2c0>
  401fb8:	9b00      	ldr	r3, [sp, #0]
  401fba:	2b00      	cmp	r3, #0
  401fbc:	f108 0801 	add.w	r8, r8, #1
  401fc0:	f340 8281 	ble.w	4024c6 <__kernel_rem_pio2+0x706>
  401fc4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401fc6:	2c00      	cmp	r4, #0
  401fc8:	f000 8318 	beq.w	4025fc <__kernel_rem_pio2+0x83c>
  401fcc:	2001      	movs	r0, #1
  401fce:	2300      	movs	r3, #0
  401fd0:	aa0c      	add	r2, sp, #48	; 0x30
  401fd2:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  401fd6:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  401fda:	9a00      	ldr	r2, [sp, #0]
  401fdc:	4282      	cmp	r2, r0
  401fde:	dd19      	ble.n	402014 <__kernel_rem_pio2+0x254>
  401fe0:	aa0c      	add	r2, sp, #48	; 0x30
  401fe2:	ac0c      	add	r4, sp, #48	; 0x30
  401fe4:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  401fe8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401fec:	1a51      	subs	r1, r2, r1
  401fee:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  401ff2:	9900      	ldr	r1, [sp, #0]
  401ff4:	3302      	adds	r3, #2
  401ff6:	4299      	cmp	r1, r3
  401ff8:	dd0c      	ble.n	402014 <__kernel_rem_pio2+0x254>
  401ffa:	4610      	mov	r0, r2
  401ffc:	9a00      	ldr	r2, [sp, #0]
  401ffe:	a90c      	add	r1, sp, #48	; 0x30
  402000:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402004:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  402008:	681a      	ldr	r2, [r3, #0]
  40200a:	1a82      	subs	r2, r0, r2
  40200c:	f843 2b04 	str.w	r2, [r3], #4
  402010:	428b      	cmp	r3, r1
  402012:	d1f9      	bne.n	402008 <__kernel_rem_pio2+0x248>
  402014:	9b04      	ldr	r3, [sp, #16]
  402016:	2b00      	cmp	r3, #0
  402018:	dd1a      	ble.n	402050 <__kernel_rem_pio2+0x290>
  40201a:	9b04      	ldr	r3, [sp, #16]
  40201c:	2b01      	cmp	r3, #1
  40201e:	f04f 0401 	mov.w	r4, #1
  402022:	f040 8258 	bne.w	4024d6 <__kernel_rem_pio2+0x716>
  402026:	9b00      	ldr	r3, [sp, #0]
  402028:	1e5a      	subs	r2, r3, #1
  40202a:	ab0c      	add	r3, sp, #48	; 0x30
  40202c:	a90c      	add	r1, sp, #48	; 0x30
  40202e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402032:	f3c3 0316 	ubfx	r3, r3, #0, #23
  402036:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40203a:	e258      	b.n	4024ee <__kernel_rem_pio2+0x72e>
  40203c:	00406b88 	.word	0x00406b88
  402040:	2aaaaaab 	.word	0x2aaaaaab
  402044:	3e700000 	.word	0x3e700000
  402048:	41700000 	.word	0x41700000
  40204c:	40200000 	.word	0x40200000
  402050:	2d02      	cmp	r5, #2
  402052:	d115      	bne.n	402080 <__kernel_rem_pio2+0x2c0>
  402054:	4632      	mov	r2, r6
  402056:	463b      	mov	r3, r7
  402058:	2000      	movs	r0, #0
  40205a:	4997      	ldr	r1, [pc, #604]	; (4022b8 <__kernel_rem_pio2+0x4f8>)
  40205c:	f003 ff36 	bl	405ecc <__aeabi_dsub>
  402060:	4606      	mov	r6, r0
  402062:	460f      	mov	r7, r1
  402064:	9a04      	ldr	r2, [sp, #16]
  402066:	4994      	ldr	r1, [pc, #592]	; (4022b8 <__kernel_rem_pio2+0x4f8>)
  402068:	2000      	movs	r0, #0
  40206a:	f000 fc39 	bl	4028e0 <scalbn>
  40206e:	4602      	mov	r2, r0
  402070:	460b      	mov	r3, r1
  402072:	4630      	mov	r0, r6
  402074:	4639      	mov	r1, r7
  402076:	f003 ff29 	bl	405ecc <__aeabi_dsub>
  40207a:	2502      	movs	r5, #2
  40207c:	4606      	mov	r6, r0
  40207e:	460f      	mov	r7, r1
  402080:	2200      	movs	r2, #0
  402082:	2300      	movs	r3, #0
  402084:	4630      	mov	r0, r6
  402086:	4639      	mov	r1, r7
  402088:	f004 fb3c 	bl	406704 <__aeabi_dcmpeq>
  40208c:	2800      	cmp	r0, #0
  40208e:	f000 8252 	beq.w	402536 <__kernel_rem_pio2+0x776>
  402092:	9a00      	ldr	r2, [sp, #0]
  402094:	9b05      	ldr	r3, [sp, #20]
  402096:	1e50      	subs	r0, r2, #1
  402098:	4283      	cmp	r3, r0
  40209a:	dc0f      	bgt.n	4020bc <__kernel_rem_pio2+0x2fc>
  40209c:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  4020a0:	3b01      	subs	r3, #1
  4020a2:	aa0c      	add	r2, sp, #48	; 0x30
  4020a4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4020a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4020aa:	2200      	movs	r2, #0
  4020ac:	f853 1904 	ldr.w	r1, [r3], #-4
  4020b0:	42a3      	cmp	r3, r4
  4020b2:	ea42 0201 	orr.w	r2, r2, r1
  4020b6:	d1f9      	bne.n	4020ac <__kernel_rem_pio2+0x2ec>
  4020b8:	2a00      	cmp	r2, #0
  4020ba:	d16f      	bne.n	40219c <__kernel_rem_pio2+0x3dc>
  4020bc:	9b05      	ldr	r3, [sp, #20]
  4020be:	aa0c      	add	r2, sp, #48	; 0x30
  4020c0:	3b01      	subs	r3, #1
  4020c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4020c6:	2b00      	cmp	r3, #0
  4020c8:	f040 8233 	bne.w	402532 <__kernel_rem_pio2+0x772>
  4020cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4020ce:	2301      	movs	r3, #1
  4020d0:	f852 1904 	ldr.w	r1, [r2], #-4
  4020d4:	3301      	adds	r3, #1
  4020d6:	2900      	cmp	r1, #0
  4020d8:	d0fa      	beq.n	4020d0 <__kernel_rem_pio2+0x310>
  4020da:	9a00      	ldr	r2, [sp, #0]
  4020dc:	18d3      	adds	r3, r2, r3
  4020de:	f102 0a01 	add.w	sl, r2, #1
  4020e2:	459a      	cmp	sl, r3
  4020e4:	9307      	str	r3, [sp, #28]
  4020e6:	dc3d      	bgt.n	402164 <__kernel_rem_pio2+0x3a4>
  4020e8:	9b00      	ldr	r3, [sp, #0]
  4020ea:	9908      	ldr	r1, [sp, #32]
  4020ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4020ee:	440b      	add	r3, r1
  4020f0:	9907      	ldr	r1, [sp, #28]
  4020f2:	eb0a 0802 	add.w	r8, sl, r2
  4020f6:	4699      	mov	r9, r3
  4020f8:	ab20      	add	r3, sp, #128	; 0x80
  4020fa:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  4020fe:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  402102:	188b      	adds	r3, r1, r2
  402104:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  402106:	f108 38ff 	add.w	r8, r8, #4294967295
  40210a:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  40210e:	aa70      	add	r2, sp, #448	; 0x1c0
  402110:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  402114:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  402116:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40211a:	9300      	str	r3, [sp, #0]
  40211c:	f858 0f04 	ldr.w	r0, [r8, #4]!
  402120:	f004 f822 	bl	406168 <__aeabi_i2d>
  402124:	9b02      	ldr	r3, [sp, #8]
  402126:	2b00      	cmp	r3, #0
  402128:	e8e9 0102 	strd	r0, r1, [r9], #8
  40212c:	db1d      	blt.n	40216a <__kernel_rem_pio2+0x3aa>
  40212e:	9b03      	ldr	r3, [sp, #12]
  402130:	464d      	mov	r5, r9
  402132:	f1a3 0408 	sub.w	r4, r3, #8
  402136:	2600      	movs	r6, #0
  402138:	2700      	movs	r7, #0
  40213a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  40213e:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  402142:	f004 f877 	bl	406234 <__aeabi_dmul>
  402146:	4602      	mov	r2, r0
  402148:	460b      	mov	r3, r1
  40214a:	4630      	mov	r0, r6
  40214c:	4639      	mov	r1, r7
  40214e:	f003 febf 	bl	405ed0 <__adddf3>
  402152:	455c      	cmp	r4, fp
  402154:	4606      	mov	r6, r0
  402156:	460f      	mov	r7, r1
  402158:	d1ef      	bne.n	40213a <__kernel_rem_pio2+0x37a>
  40215a:	9b00      	ldr	r3, [sp, #0]
  40215c:	4598      	cmp	r8, r3
  40215e:	e8ea 6702 	strd	r6, r7, [sl], #8
  402162:	d1db      	bne.n	40211c <__kernel_rem_pio2+0x35c>
  402164:	9b07      	ldr	r3, [sp, #28]
  402166:	9300      	str	r3, [sp, #0]
  402168:	e6ae      	b.n	401ec8 <__kernel_rem_pio2+0x108>
  40216a:	9b00      	ldr	r3, [sp, #0]
  40216c:	2600      	movs	r6, #0
  40216e:	2700      	movs	r7, #0
  402170:	4598      	cmp	r8, r3
  402172:	e8ea 6702 	strd	r6, r7, [sl], #8
  402176:	d1d1      	bne.n	40211c <__kernel_rem_pio2+0x35c>
  402178:	e7f4      	b.n	402164 <__kernel_rem_pio2+0x3a4>
  40217a:	d106      	bne.n	40218a <__kernel_rem_pio2+0x3ca>
  40217c:	9b00      	ldr	r3, [sp, #0]
  40217e:	aa0c      	add	r2, sp, #48	; 0x30
  402180:	3b01      	subs	r3, #1
  402182:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  402186:	15ed      	asrs	r5, r5, #23
  402188:	e714      	b.n	401fb4 <__kernel_rem_pio2+0x1f4>
  40218a:	2200      	movs	r2, #0
  40218c:	4b4b      	ldr	r3, [pc, #300]	; (4022bc <__kernel_rem_pio2+0x4fc>)
  40218e:	f004 fad7 	bl	406740 <__aeabi_dcmpge>
  402192:	2800      	cmp	r0, #0
  402194:	f040 8182 	bne.w	40249c <__kernel_rem_pio2+0x6dc>
  402198:	4605      	mov	r5, r0
  40219a:	e771      	b.n	402080 <__kernel_rem_pio2+0x2c0>
  40219c:	a90c      	add	r1, sp, #48	; 0x30
  40219e:	9502      	str	r5, [sp, #8]
  4021a0:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  4021a4:	9904      	ldr	r1, [sp, #16]
  4021a6:	f8cd 801c 	str.w	r8, [sp, #28]
  4021aa:	3918      	subs	r1, #24
  4021ac:	4602      	mov	r2, r0
  4021ae:	9000      	str	r0, [sp, #0]
  4021b0:	9104      	str	r1, [sp, #16]
  4021b2:	b96b      	cbnz	r3, 4021d0 <__kernel_rem_pio2+0x410>
  4021b4:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  4021b8:	3b01      	subs	r3, #1
  4021ba:	a80c      	add	r0, sp, #48	; 0x30
  4021bc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  4021c0:	f853 0904 	ldr.w	r0, [r3], #-4
  4021c4:	3a01      	subs	r2, #1
  4021c6:	3918      	subs	r1, #24
  4021c8:	2800      	cmp	r0, #0
  4021ca:	d0f9      	beq.n	4021c0 <__kernel_rem_pio2+0x400>
  4021cc:	9200      	str	r2, [sp, #0]
  4021ce:	9104      	str	r1, [sp, #16]
  4021d0:	9a04      	ldr	r2, [sp, #16]
  4021d2:	4939      	ldr	r1, [pc, #228]	; (4022b8 <__kernel_rem_pio2+0x4f8>)
  4021d4:	2000      	movs	r0, #0
  4021d6:	f000 fb83 	bl	4028e0 <scalbn>
  4021da:	9b00      	ldr	r3, [sp, #0]
  4021dc:	2b00      	cmp	r3, #0
  4021de:	4604      	mov	r4, r0
  4021e0:	460d      	mov	r5, r1
  4021e2:	f2c0 8203 	blt.w	4025ec <__kernel_rem_pio2+0x82c>
  4021e6:	00da      	lsls	r2, r3, #3
  4021e8:	a970      	add	r1, sp, #448	; 0x1c0
  4021ea:	eb01 0b02 	add.w	fp, r1, r2
  4021ee:	9204      	str	r2, [sp, #16]
  4021f0:	aa0c      	add	r2, sp, #48	; 0x30
  4021f2:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  4021f6:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 4022c0 <__kernel_rem_pio2+0x500>
  4021fa:	f10b 0708 	add.w	r7, fp, #8
  4021fe:	3604      	adds	r6, #4
  402200:	f04f 0800 	mov.w	r8, #0
  402204:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  402208:	f003 ffae 	bl	406168 <__aeabi_i2d>
  40220c:	4622      	mov	r2, r4
  40220e:	462b      	mov	r3, r5
  402210:	f004 f810 	bl	406234 <__aeabi_dmul>
  402214:	464b      	mov	r3, r9
  402216:	e967 0102 	strd	r0, r1, [r7, #-8]!
  40221a:	4642      	mov	r2, r8
  40221c:	4620      	mov	r0, r4
  40221e:	4629      	mov	r1, r5
  402220:	f004 f808 	bl	406234 <__aeabi_dmul>
  402224:	ab0c      	add	r3, sp, #48	; 0x30
  402226:	429e      	cmp	r6, r3
  402228:	4604      	mov	r4, r0
  40222a:	460d      	mov	r5, r1
  40222c:	d1ea      	bne.n	402204 <__kernel_rem_pio2+0x444>
  40222e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  402232:	f8cd a00c 	str.w	sl, [sp, #12]
  402236:	f8dd a014 	ldr.w	sl, [sp, #20]
  40223a:	f04f 0900 	mov.w	r9, #0
  40223e:	f1ba 0f00 	cmp.w	sl, #0
  402242:	f2c0 813d 	blt.w	4024c0 <__kernel_rem_pio2+0x700>
  402246:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4022c4 <__kernel_rem_pio2+0x504>
  40224a:	465d      	mov	r5, fp
  40224c:	a118      	add	r1, pc, #96	; (adr r1, 4022b0 <__kernel_rem_pio2+0x4f0>)
  40224e:	e9d1 0100 	ldrd	r0, r1, [r1]
  402252:	2600      	movs	r6, #0
  402254:	2700      	movs	r7, #0
  402256:	2400      	movs	r4, #0
  402258:	e003      	b.n	402262 <__kernel_rem_pio2+0x4a2>
  40225a:	454c      	cmp	r4, r9
  40225c:	dc10      	bgt.n	402280 <__kernel_rem_pio2+0x4c0>
  40225e:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  402262:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  402266:	f003 ffe5 	bl	406234 <__aeabi_dmul>
  40226a:	4602      	mov	r2, r0
  40226c:	460b      	mov	r3, r1
  40226e:	4630      	mov	r0, r6
  402270:	4639      	mov	r1, r7
  402272:	f003 fe2d 	bl	405ed0 <__adddf3>
  402276:	3401      	adds	r4, #1
  402278:	45a2      	cmp	sl, r4
  40227a:	4606      	mov	r6, r0
  40227c:	460f      	mov	r7, r1
  40227e:	daec      	bge.n	40225a <__kernel_rem_pio2+0x49a>
  402280:	9b03      	ldr	r3, [sp, #12]
  402282:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  402286:	f1ab 0b08 	sub.w	fp, fp, #8
  40228a:	e9c3 6700 	strd	r6, r7, [r3]
  40228e:	ab6e      	add	r3, sp, #440	; 0x1b8
  402290:	455b      	cmp	r3, fp
  402292:	f109 0901 	add.w	r9, r9, #1
  402296:	d1d2      	bne.n	40223e <__kernel_rem_pio2+0x47e>
  402298:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  40229a:	f8dd a00c 	ldr.w	sl, [sp, #12]
  40229e:	2b03      	cmp	r3, #3
  4022a0:	f200 808b 	bhi.w	4023ba <__kernel_rem_pio2+0x5fa>
  4022a4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4022a8:	009000d1 	.word	0x009000d1
  4022ac:	00100090 	.word	0x00100090
  4022b0:	40000000 	.word	0x40000000
  4022b4:	3ff921fb 	.word	0x3ff921fb
  4022b8:	3ff00000 	.word	0x3ff00000
  4022bc:	3fe00000 	.word	0x3fe00000
  4022c0:	3e700000 	.word	0x3e700000
  4022c4:	00406b50 	.word	0x00406b50
  4022c8:	9b00      	ldr	r3, [sp, #0]
  4022ca:	2b00      	cmp	r3, #0
  4022cc:	f340 81a4 	ble.w	402618 <__kernel_rem_pio2+0x858>
  4022d0:	9b04      	ldr	r3, [sp, #16]
  4022d2:	eb0a 0803 	add.w	r8, sl, r3
  4022d6:	e9d8 6700 	ldrd	r6, r7, [r8]
  4022da:	46d3      	mov	fp, sl
  4022dc:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  4022e0:	4632      	mov	r2, r6
  4022e2:	463b      	mov	r3, r7
  4022e4:	4648      	mov	r0, r9
  4022e6:	4651      	mov	r1, sl
  4022e8:	f003 fdf2 	bl	405ed0 <__adddf3>
  4022ec:	4604      	mov	r4, r0
  4022ee:	460d      	mov	r5, r1
  4022f0:	4602      	mov	r2, r0
  4022f2:	460b      	mov	r3, r1
  4022f4:	4648      	mov	r0, r9
  4022f6:	4651      	mov	r1, sl
  4022f8:	f003 fde8 	bl	405ecc <__aeabi_dsub>
  4022fc:	4632      	mov	r2, r6
  4022fe:	463b      	mov	r3, r7
  402300:	f003 fde6 	bl	405ed0 <__adddf3>
  402304:	e9c8 0100 	strd	r0, r1, [r8]
  402308:	e968 4502 	strd	r4, r5, [r8, #-8]!
  40230c:	45c3      	cmp	fp, r8
  40230e:	4626      	mov	r6, r4
  402310:	462f      	mov	r7, r5
  402312:	d1e3      	bne.n	4022dc <__kernel_rem_pio2+0x51c>
  402314:	9b00      	ldr	r3, [sp, #0]
  402316:	2b01      	cmp	r3, #1
  402318:	46da      	mov	sl, fp
  40231a:	f340 817d 	ble.w	402618 <__kernel_rem_pio2+0x858>
  40231e:	9b04      	ldr	r3, [sp, #16]
  402320:	445b      	add	r3, fp
  402322:	e9d3 6700 	ldrd	r6, r7, [r3]
  402326:	4698      	mov	r8, r3
  402328:	4699      	mov	r9, r3
  40232a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  40232e:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  402332:	4632      	mov	r2, r6
  402334:	4618      	mov	r0, r3
  402336:	4621      	mov	r1, r4
  402338:	463b      	mov	r3, r7
  40233a:	e9cd 0100 	strd	r0, r1, [sp]
  40233e:	f003 fdc7 	bl	405ed0 <__adddf3>
  402342:	4604      	mov	r4, r0
  402344:	460d      	mov	r5, r1
  402346:	4602      	mov	r2, r0
  402348:	460b      	mov	r3, r1
  40234a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40234e:	f003 fdbd 	bl	405ecc <__aeabi_dsub>
  402352:	4632      	mov	r2, r6
  402354:	463b      	mov	r3, r7
  402356:	f003 fdbb 	bl	405ed0 <__adddf3>
  40235a:	e9c9 0100 	strd	r0, r1, [r9]
  40235e:	e969 4502 	strd	r4, r5, [r9, #-8]!
  402362:	45cb      	cmp	fp, r9
  402364:	4626      	mov	r6, r4
  402366:	462f      	mov	r7, r5
  402368:	d1e1      	bne.n	40232e <__kernel_rem_pio2+0x56e>
  40236a:	2300      	movs	r3, #0
  40236c:	f108 0808 	add.w	r8, r8, #8
  402370:	461d      	mov	r5, r3
  402372:	ac4c      	add	r4, sp, #304	; 0x130
  402374:	4618      	mov	r0, r3
  402376:	4629      	mov	r1, r5
  402378:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  40237c:	f003 fda8 	bl	405ed0 <__adddf3>
  402380:	4544      	cmp	r4, r8
  402382:	4603      	mov	r3, r0
  402384:	460d      	mov	r5, r1
  402386:	d1f5      	bne.n	402374 <__kernel_rem_pio2+0x5b4>
  402388:	9a02      	ldr	r2, [sp, #8]
  40238a:	2a00      	cmp	r2, #0
  40238c:	f000 8120 	beq.w	4025d0 <__kernel_rem_pio2+0x810>
  402390:	f8da 4004 	ldr.w	r4, [sl, #4]
  402394:	f8da 200c 	ldr.w	r2, [sl, #12]
  402398:	9f06      	ldr	r7, [sp, #24]
  40239a:	f8da 1000 	ldr.w	r1, [sl]
  40239e:	f8da 0008 	ldr.w	r0, [sl, #8]
  4023a2:	613b      	str	r3, [r7, #16]
  4023a4:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  4023a8:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  4023ac:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4023b0:	617d      	str	r5, [r7, #20]
  4023b2:	607c      	str	r4, [r7, #4]
  4023b4:	60fa      	str	r2, [r7, #12]
  4023b6:	6039      	str	r1, [r7, #0]
  4023b8:	60b8      	str	r0, [r7, #8]
  4023ba:	9b07      	ldr	r3, [sp, #28]
  4023bc:	f003 0007 	and.w	r0, r3, #7
  4023c0:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  4023c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023c8:	9c04      	ldr	r4, [sp, #16]
  4023ca:	2600      	movs	r6, #0
  4023cc:	3408      	adds	r4, #8
  4023ce:	4454      	add	r4, sl
  4023d0:	4633      	mov	r3, r6
  4023d2:	4630      	mov	r0, r6
  4023d4:	4619      	mov	r1, r3
  4023d6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4023da:	f003 fd79 	bl	405ed0 <__adddf3>
  4023de:	4554      	cmp	r4, sl
  4023e0:	4606      	mov	r6, r0
  4023e2:	460b      	mov	r3, r1
  4023e4:	d1f5      	bne.n	4023d2 <__kernel_rem_pio2+0x612>
  4023e6:	9a02      	ldr	r2, [sp, #8]
  4023e8:	4630      	mov	r0, r6
  4023ea:	4619      	mov	r1, r3
  4023ec:	2a00      	cmp	r2, #0
  4023ee:	f000 80da 	beq.w	4025a6 <__kernel_rem_pio2+0x7e6>
  4023f2:	9806      	ldr	r0, [sp, #24]
  4023f4:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  4023f8:	4632      	mov	r2, r6
  4023fa:	6044      	str	r4, [r0, #4]
  4023fc:	6006      	str	r6, [r0, #0]
  4023fe:	e9da 0100 	ldrd	r0, r1, [sl]
  402402:	f003 fd63 	bl	405ecc <__aeabi_dsub>
  402406:	460b      	mov	r3, r1
  402408:	9900      	ldr	r1, [sp, #0]
  40240a:	2900      	cmp	r1, #0
  40240c:	4602      	mov	r2, r0
  40240e:	dd0e      	ble.n	40242e <__kernel_rem_pio2+0x66e>
  402410:	2401      	movs	r4, #1
  402412:	4610      	mov	r0, r2
  402414:	4619      	mov	r1, r3
  402416:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  40241a:	f003 fd59 	bl	405ed0 <__adddf3>
  40241e:	460b      	mov	r3, r1
  402420:	9900      	ldr	r1, [sp, #0]
  402422:	3401      	adds	r4, #1
  402424:	42a1      	cmp	r1, r4
  402426:	4602      	mov	r2, r0
  402428:	daf3      	bge.n	402412 <__kernel_rem_pio2+0x652>
  40242a:	9902      	ldr	r1, [sp, #8]
  40242c:	b109      	cbz	r1, 402432 <__kernel_rem_pio2+0x672>
  40242e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402432:	4619      	mov	r1, r3
  402434:	9b06      	ldr	r3, [sp, #24]
  402436:	4610      	mov	r0, r2
  402438:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40243c:	9b07      	ldr	r3, [sp, #28]
  40243e:	f003 0007 	and.w	r0, r3, #7
  402442:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  402446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40244a:	9c04      	ldr	r4, [sp, #16]
  40244c:	2200      	movs	r2, #0
  40244e:	3408      	adds	r4, #8
  402450:	4454      	add	r4, sl
  402452:	4613      	mov	r3, r2
  402454:	4610      	mov	r0, r2
  402456:	4619      	mov	r1, r3
  402458:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40245c:	f003 fd38 	bl	405ed0 <__adddf3>
  402460:	45a2      	cmp	sl, r4
  402462:	4602      	mov	r2, r0
  402464:	460b      	mov	r3, r1
  402466:	d1f5      	bne.n	402454 <__kernel_rem_pio2+0x694>
  402468:	9902      	ldr	r1, [sp, #8]
  40246a:	b109      	cbz	r1, 402470 <__kernel_rem_pio2+0x6b0>
  40246c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402470:	4619      	mov	r1, r3
  402472:	9b06      	ldr	r3, [sp, #24]
  402474:	4610      	mov	r0, r2
  402476:	e9c3 0100 	strd	r0, r1, [r3]
  40247a:	9b07      	ldr	r3, [sp, #28]
  40247c:	f003 0007 	and.w	r0, r3, #7
  402480:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  402484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402488:	2600      	movs	r6, #0
  40248a:	2700      	movs	r7, #0
  40248c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  402490:	45da      	cmp	sl, fp
  402492:	f109 0908 	add.w	r9, r9, #8
  402496:	f47f ace4 	bne.w	401e62 <__kernel_rem_pio2+0xa2>
  40249a:	e502      	b.n	401ea2 <__kernel_rem_pio2+0xe2>
  40249c:	9b00      	ldr	r3, [sp, #0]
  40249e:	2b00      	cmp	r3, #0
  4024a0:	f108 0801 	add.w	r8, r8, #1
  4024a4:	bfc8      	it	gt
  4024a6:	2502      	movgt	r5, #2
  4024a8:	f73f ad8c 	bgt.w	401fc4 <__kernel_rem_pio2+0x204>
  4024ac:	4632      	mov	r2, r6
  4024ae:	463b      	mov	r3, r7
  4024b0:	2000      	movs	r0, #0
  4024b2:	4963      	ldr	r1, [pc, #396]	; (402640 <__kernel_rem_pio2+0x880>)
  4024b4:	f003 fd0a 	bl	405ecc <__aeabi_dsub>
  4024b8:	2502      	movs	r5, #2
  4024ba:	4606      	mov	r6, r0
  4024bc:	460f      	mov	r7, r1
  4024be:	e5df      	b.n	402080 <__kernel_rem_pio2+0x2c0>
  4024c0:	2600      	movs	r6, #0
  4024c2:	2700      	movs	r7, #0
  4024c4:	e6dc      	b.n	402280 <__kernel_rem_pio2+0x4c0>
  4024c6:	9b04      	ldr	r3, [sp, #16]
  4024c8:	2b00      	cmp	r3, #0
  4024ca:	dd26      	ble.n	40251a <__kernel_rem_pio2+0x75a>
  4024cc:	2400      	movs	r4, #0
  4024ce:	9b04      	ldr	r3, [sp, #16]
  4024d0:	2b01      	cmp	r3, #1
  4024d2:	f43f ada8 	beq.w	402026 <__kernel_rem_pio2+0x266>
  4024d6:	2b02      	cmp	r3, #2
  4024d8:	d109      	bne.n	4024ee <__kernel_rem_pio2+0x72e>
  4024da:	9b00      	ldr	r3, [sp, #0]
  4024dc:	1e5a      	subs	r2, r3, #1
  4024de:	ab0c      	add	r3, sp, #48	; 0x30
  4024e0:	a90c      	add	r1, sp, #48	; 0x30
  4024e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4024e6:	f3c3 0315 	ubfx	r3, r3, #0, #22
  4024ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4024ee:	2d02      	cmp	r5, #2
  4024f0:	f47f adc6 	bne.w	402080 <__kernel_rem_pio2+0x2c0>
  4024f4:	4632      	mov	r2, r6
  4024f6:	463b      	mov	r3, r7
  4024f8:	2000      	movs	r0, #0
  4024fa:	4951      	ldr	r1, [pc, #324]	; (402640 <__kernel_rem_pio2+0x880>)
  4024fc:	f003 fce6 	bl	405ecc <__aeabi_dsub>
  402500:	4606      	mov	r6, r0
  402502:	460f      	mov	r7, r1
  402504:	2c00      	cmp	r4, #0
  402506:	f43f adbb 	beq.w	402080 <__kernel_rem_pio2+0x2c0>
  40250a:	e5ab      	b.n	402064 <__kernel_rem_pio2+0x2a4>
  40250c:	9900      	ldr	r1, [sp, #0]
  40250e:	3301      	adds	r3, #1
  402510:	4299      	cmp	r1, r3
  402512:	d178      	bne.n	402606 <__kernel_rem_pio2+0x846>
  402514:	9b04      	ldr	r3, [sp, #16]
  402516:	2b00      	cmp	r3, #0
  402518:	dcd9      	bgt.n	4024ce <__kernel_rem_pio2+0x70e>
  40251a:	2d02      	cmp	r5, #2
  40251c:	f47f adb0 	bne.w	402080 <__kernel_rem_pio2+0x2c0>
  402520:	4632      	mov	r2, r6
  402522:	463b      	mov	r3, r7
  402524:	2000      	movs	r0, #0
  402526:	4946      	ldr	r1, [pc, #280]	; (402640 <__kernel_rem_pio2+0x880>)
  402528:	f003 fcd0 	bl	405ecc <__aeabi_dsub>
  40252c:	4606      	mov	r6, r0
  40252e:	460f      	mov	r7, r1
  402530:	e5a6      	b.n	402080 <__kernel_rem_pio2+0x2c0>
  402532:	2301      	movs	r3, #1
  402534:	e5d1      	b.n	4020da <__kernel_rem_pio2+0x31a>
  402536:	4639      	mov	r1, r7
  402538:	9f04      	ldr	r7, [sp, #16]
  40253a:	9502      	str	r5, [sp, #8]
  40253c:	427a      	negs	r2, r7
  40253e:	4630      	mov	r0, r6
  402540:	f8cd 801c 	str.w	r8, [sp, #28]
  402544:	f000 f9cc 	bl	4028e0 <scalbn>
  402548:	2200      	movs	r2, #0
  40254a:	4b3e      	ldr	r3, [pc, #248]	; (402644 <__kernel_rem_pio2+0x884>)
  40254c:	4604      	mov	r4, r0
  40254e:	460d      	mov	r5, r1
  402550:	f004 f8f6 	bl	406740 <__aeabi_dcmpge>
  402554:	2800      	cmp	r0, #0
  402556:	d062      	beq.n	40261e <__kernel_rem_pio2+0x85e>
  402558:	2200      	movs	r2, #0
  40255a:	4b3b      	ldr	r3, [pc, #236]	; (402648 <__kernel_rem_pio2+0x888>)
  40255c:	4620      	mov	r0, r4
  40255e:	4629      	mov	r1, r5
  402560:	f003 fe68 	bl	406234 <__aeabi_dmul>
  402564:	f004 f916 	bl	406794 <__aeabi_d2iz>
  402568:	4606      	mov	r6, r0
  40256a:	f003 fdfd 	bl	406168 <__aeabi_i2d>
  40256e:	2200      	movs	r2, #0
  402570:	4b34      	ldr	r3, [pc, #208]	; (402644 <__kernel_rem_pio2+0x884>)
  402572:	f003 fe5f 	bl	406234 <__aeabi_dmul>
  402576:	4602      	mov	r2, r0
  402578:	460b      	mov	r3, r1
  40257a:	4620      	mov	r0, r4
  40257c:	4629      	mov	r1, r5
  40257e:	f003 fca5 	bl	405ecc <__aeabi_dsub>
  402582:	f004 f907 	bl	406794 <__aeabi_d2iz>
  402586:	9900      	ldr	r1, [sp, #0]
  402588:	460b      	mov	r3, r1
  40258a:	3301      	adds	r3, #1
  40258c:	461a      	mov	r2, r3
  40258e:	9300      	str	r3, [sp, #0]
  402590:	463b      	mov	r3, r7
  402592:	3318      	adds	r3, #24
  402594:	9304      	str	r3, [sp, #16]
  402596:	460b      	mov	r3, r1
  402598:	a90c      	add	r1, sp, #48	; 0x30
  40259a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  40259e:	4613      	mov	r3, r2
  4025a0:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  4025a4:	e614      	b.n	4021d0 <__kernel_rem_pio2+0x410>
  4025a6:	9b06      	ldr	r3, [sp, #24]
  4025a8:	4632      	mov	r2, r6
  4025aa:	e9c3 0100 	strd	r0, r1, [r3]
  4025ae:	460b      	mov	r3, r1
  4025b0:	e9da 0100 	ldrd	r0, r1, [sl]
  4025b4:	f003 fc8a 	bl	405ecc <__aeabi_dsub>
  4025b8:	460b      	mov	r3, r1
  4025ba:	9900      	ldr	r1, [sp, #0]
  4025bc:	2900      	cmp	r1, #0
  4025be:	4602      	mov	r2, r0
  4025c0:	f73f af26 	bgt.w	402410 <__kernel_rem_pio2+0x650>
  4025c4:	4619      	mov	r1, r3
  4025c6:	9b06      	ldr	r3, [sp, #24]
  4025c8:	4610      	mov	r0, r2
  4025ca:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4025ce:	e735      	b.n	40243c <__kernel_rem_pio2+0x67c>
  4025d0:	4618      	mov	r0, r3
  4025d2:	4629      	mov	r1, r5
  4025d4:	e9da 2300 	ldrd	r2, r3, [sl]
  4025d8:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  4025dc:	9f06      	ldr	r7, [sp, #24]
  4025de:	e9c7 0104 	strd	r0, r1, [r7, #16]
  4025e2:	e9c7 2300 	strd	r2, r3, [r7]
  4025e6:	e9c7 4502 	strd	r4, r5, [r7, #8]
  4025ea:	e6e6      	b.n	4023ba <__kernel_rem_pio2+0x5fa>
  4025ec:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  4025ee:	2b03      	cmp	r3, #3
  4025f0:	f63f aee3 	bhi.w	4023ba <__kernel_rem_pio2+0x5fa>
  4025f4:	e8df f003 	tbb	[pc, r3]
  4025f8:	0e1c1c21 	.word	0x0e1c1c21
  4025fc:	9b00      	ldr	r3, [sp, #0]
  4025fe:	2b01      	cmp	r3, #1
  402600:	dd88      	ble.n	402514 <__kernel_rem_pio2+0x754>
  402602:	aa0c      	add	r2, sp, #48	; 0x30
  402604:	2301      	movs	r3, #1
  402606:	f852 4f04 	ldr.w	r4, [r2, #4]!
  40260a:	2c00      	cmp	r4, #0
  40260c:	f43f af7e 	beq.w	40250c <__kernel_rem_pio2+0x74c>
  402610:	1c58      	adds	r0, r3, #1
  402612:	e4dd      	b.n	401fd0 <__kernel_rem_pio2+0x210>
  402614:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  402618:	2300      	movs	r3, #0
  40261a:	461d      	mov	r5, r3
  40261c:	e6b4      	b.n	402388 <__kernel_rem_pio2+0x5c8>
  40261e:	4629      	mov	r1, r5
  402620:	4620      	mov	r0, r4
  402622:	f004 f8b7 	bl	406794 <__aeabi_d2iz>
  402626:	9a00      	ldr	r2, [sp, #0]
  402628:	a90c      	add	r1, sp, #48	; 0x30
  40262a:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  40262e:	e5cf      	b.n	4021d0 <__kernel_rem_pio2+0x410>
  402630:	2600      	movs	r6, #0
  402632:	4633      	mov	r3, r6
  402634:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  402638:	e6d5      	b.n	4023e6 <__kernel_rem_pio2+0x626>
  40263a:	2200      	movs	r2, #0
  40263c:	4613      	mov	r3, r2
  40263e:	e713      	b.n	402468 <__kernel_rem_pio2+0x6a8>
  402640:	3ff00000 	.word	0x3ff00000
  402644:	41700000 	.word	0x41700000
  402648:	3e700000 	.word	0x3e700000
  40264c:	00000000 	.word	0x00000000

00402650 <__kernel_sin>:
  402650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402654:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  402658:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40265c:	b085      	sub	sp, #20
  40265e:	460c      	mov	r4, r1
  402660:	4690      	mov	r8, r2
  402662:	4699      	mov	r9, r3
  402664:	4605      	mov	r5, r0
  402666:	da04      	bge.n	402672 <__kernel_sin+0x22>
  402668:	f004 f894 	bl	406794 <__aeabi_d2iz>
  40266c:	2800      	cmp	r0, #0
  40266e:	f000 8085 	beq.w	40277c <__kernel_sin+0x12c>
  402672:	462a      	mov	r2, r5
  402674:	4623      	mov	r3, r4
  402676:	4628      	mov	r0, r5
  402678:	4621      	mov	r1, r4
  40267a:	f003 fddb 	bl	406234 <__aeabi_dmul>
  40267e:	4606      	mov	r6, r0
  402680:	460f      	mov	r7, r1
  402682:	4602      	mov	r2, r0
  402684:	460b      	mov	r3, r1
  402686:	4628      	mov	r0, r5
  402688:	4621      	mov	r1, r4
  40268a:	f003 fdd3 	bl	406234 <__aeabi_dmul>
  40268e:	a33e      	add	r3, pc, #248	; (adr r3, 402788 <__kernel_sin+0x138>)
  402690:	e9d3 2300 	ldrd	r2, r3, [r3]
  402694:	4682      	mov	sl, r0
  402696:	468b      	mov	fp, r1
  402698:	4630      	mov	r0, r6
  40269a:	4639      	mov	r1, r7
  40269c:	f003 fdca 	bl	406234 <__aeabi_dmul>
  4026a0:	a33b      	add	r3, pc, #236	; (adr r3, 402790 <__kernel_sin+0x140>)
  4026a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026a6:	f003 fc11 	bl	405ecc <__aeabi_dsub>
  4026aa:	4632      	mov	r2, r6
  4026ac:	463b      	mov	r3, r7
  4026ae:	f003 fdc1 	bl	406234 <__aeabi_dmul>
  4026b2:	a339      	add	r3, pc, #228	; (adr r3, 402798 <__kernel_sin+0x148>)
  4026b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026b8:	f003 fc0a 	bl	405ed0 <__adddf3>
  4026bc:	4632      	mov	r2, r6
  4026be:	463b      	mov	r3, r7
  4026c0:	f003 fdb8 	bl	406234 <__aeabi_dmul>
  4026c4:	a336      	add	r3, pc, #216	; (adr r3, 4027a0 <__kernel_sin+0x150>)
  4026c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026ca:	f003 fbff 	bl	405ecc <__aeabi_dsub>
  4026ce:	4632      	mov	r2, r6
  4026d0:	463b      	mov	r3, r7
  4026d2:	f003 fdaf 	bl	406234 <__aeabi_dmul>
  4026d6:	a334      	add	r3, pc, #208	; (adr r3, 4027a8 <__kernel_sin+0x158>)
  4026d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026dc:	f003 fbf8 	bl	405ed0 <__adddf3>
  4026e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4026e2:	e9cd 0100 	strd	r0, r1, [sp]
  4026e6:	b39b      	cbz	r3, 402750 <__kernel_sin+0x100>
  4026e8:	2200      	movs	r2, #0
  4026ea:	4b33      	ldr	r3, [pc, #204]	; (4027b8 <__kernel_sin+0x168>)
  4026ec:	4640      	mov	r0, r8
  4026ee:	4649      	mov	r1, r9
  4026f0:	f003 fda0 	bl	406234 <__aeabi_dmul>
  4026f4:	e9dd 2300 	ldrd	r2, r3, [sp]
  4026f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4026fc:	4650      	mov	r0, sl
  4026fe:	4659      	mov	r1, fp
  402700:	f003 fd98 	bl	406234 <__aeabi_dmul>
  402704:	4602      	mov	r2, r0
  402706:	460b      	mov	r3, r1
  402708:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40270c:	f003 fbde 	bl	405ecc <__aeabi_dsub>
  402710:	4632      	mov	r2, r6
  402712:	463b      	mov	r3, r7
  402714:	f003 fd8e 	bl	406234 <__aeabi_dmul>
  402718:	4642      	mov	r2, r8
  40271a:	464b      	mov	r3, r9
  40271c:	f003 fbd6 	bl	405ecc <__aeabi_dsub>
  402720:	a323      	add	r3, pc, #140	; (adr r3, 4027b0 <__kernel_sin+0x160>)
  402722:	e9d3 2300 	ldrd	r2, r3, [r3]
  402726:	4606      	mov	r6, r0
  402728:	460f      	mov	r7, r1
  40272a:	4650      	mov	r0, sl
  40272c:	4659      	mov	r1, fp
  40272e:	f003 fd81 	bl	406234 <__aeabi_dmul>
  402732:	4602      	mov	r2, r0
  402734:	460b      	mov	r3, r1
  402736:	4630      	mov	r0, r6
  402738:	4639      	mov	r1, r7
  40273a:	f003 fbc9 	bl	405ed0 <__adddf3>
  40273e:	4602      	mov	r2, r0
  402740:	460b      	mov	r3, r1
  402742:	4628      	mov	r0, r5
  402744:	4621      	mov	r1, r4
  402746:	f003 fbc1 	bl	405ecc <__aeabi_dsub>
  40274a:	b005      	add	sp, #20
  40274c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402750:	4602      	mov	r2, r0
  402752:	460b      	mov	r3, r1
  402754:	4630      	mov	r0, r6
  402756:	4639      	mov	r1, r7
  402758:	f003 fd6c 	bl	406234 <__aeabi_dmul>
  40275c:	a314      	add	r3, pc, #80	; (adr r3, 4027b0 <__kernel_sin+0x160>)
  40275e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402762:	f003 fbb3 	bl	405ecc <__aeabi_dsub>
  402766:	4652      	mov	r2, sl
  402768:	465b      	mov	r3, fp
  40276a:	f003 fd63 	bl	406234 <__aeabi_dmul>
  40276e:	462a      	mov	r2, r5
  402770:	4623      	mov	r3, r4
  402772:	f003 fbad 	bl	405ed0 <__adddf3>
  402776:	b005      	add	sp, #20
  402778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40277c:	4628      	mov	r0, r5
  40277e:	4621      	mov	r1, r4
  402780:	b005      	add	sp, #20
  402782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402786:	bf00      	nop
  402788:	5acfd57c 	.word	0x5acfd57c
  40278c:	3de5d93a 	.word	0x3de5d93a
  402790:	8a2b9ceb 	.word	0x8a2b9ceb
  402794:	3e5ae5e6 	.word	0x3e5ae5e6
  402798:	57b1fe7d 	.word	0x57b1fe7d
  40279c:	3ec71de3 	.word	0x3ec71de3
  4027a0:	19c161d5 	.word	0x19c161d5
  4027a4:	3f2a01a0 	.word	0x3f2a01a0
  4027a8:	1110f8a6 	.word	0x1110f8a6
  4027ac:	3f811111 	.word	0x3f811111
  4027b0:	55555549 	.word	0x55555549
  4027b4:	3fc55555 	.word	0x3fc55555
  4027b8:	3fe00000 	.word	0x3fe00000

004027bc <fabs>:
  4027bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4027c0:	4770      	bx	lr
  4027c2:	bf00      	nop
  4027c4:	0000      	movs	r0, r0
	...

004027c8 <floor>:
  4027c8:	f3c1 520a 	ubfx	r2, r1, #20, #11
  4027cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4027d0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  4027d4:	2e13      	cmp	r6, #19
  4027d6:	460b      	mov	r3, r1
  4027d8:	460d      	mov	r5, r1
  4027da:	4604      	mov	r4, r0
  4027dc:	4688      	mov	r8, r1
  4027de:	4607      	mov	r7, r0
  4027e0:	dc1d      	bgt.n	40281e <floor+0x56>
  4027e2:	2e00      	cmp	r6, #0
  4027e4:	db40      	blt.n	402868 <floor+0xa0>
  4027e6:	4a3c      	ldr	r2, [pc, #240]	; (4028d8 <floor+0x110>)
  4027e8:	fa42 f906 	asr.w	r9, r2, r6
  4027ec:	ea01 0209 	and.w	r2, r1, r9
  4027f0:	4302      	orrs	r2, r0
  4027f2:	4686      	mov	lr, r0
  4027f4:	d018      	beq.n	402828 <floor+0x60>
  4027f6:	a336      	add	r3, pc, #216	; (adr r3, 4028d0 <floor+0x108>)
  4027f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027fc:	f003 fb68 	bl	405ed0 <__adddf3>
  402800:	2200      	movs	r2, #0
  402802:	2300      	movs	r3, #0
  402804:	f003 ffa6 	bl	406754 <__aeabi_dcmpgt>
  402808:	b120      	cbz	r0, 402814 <floor+0x4c>
  40280a:	2d00      	cmp	r5, #0
  40280c:	db42      	blt.n	402894 <floor+0xcc>
  40280e:	ea28 0509 	bic.w	r5, r8, r9
  402812:	2700      	movs	r7, #0
  402814:	463c      	mov	r4, r7
  402816:	4629      	mov	r1, r5
  402818:	4620      	mov	r0, r4
  40281a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40281e:	2e33      	cmp	r6, #51	; 0x33
  402820:	dd06      	ble.n	402830 <floor+0x68>
  402822:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  402826:	d02f      	beq.n	402888 <floor+0xc0>
  402828:	4619      	mov	r1, r3
  40282a:	4620      	mov	r0, r4
  40282c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402830:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  402834:	f04f 39ff 	mov.w	r9, #4294967295
  402838:	fa29 f902 	lsr.w	r9, r9, r2
  40283c:	ea10 0f09 	tst.w	r0, r9
  402840:	d0f2      	beq.n	402828 <floor+0x60>
  402842:	a323      	add	r3, pc, #140	; (adr r3, 4028d0 <floor+0x108>)
  402844:	e9d3 2300 	ldrd	r2, r3, [r3]
  402848:	f003 fb42 	bl	405ed0 <__adddf3>
  40284c:	2200      	movs	r2, #0
  40284e:	2300      	movs	r3, #0
  402850:	f003 ff80 	bl	406754 <__aeabi_dcmpgt>
  402854:	2800      	cmp	r0, #0
  402856:	d0dd      	beq.n	402814 <floor+0x4c>
  402858:	2d00      	cmp	r5, #0
  40285a:	db21      	blt.n	4028a0 <floor+0xd8>
  40285c:	4645      	mov	r5, r8
  40285e:	ea27 0709 	bic.w	r7, r7, r9
  402862:	463c      	mov	r4, r7
  402864:	4629      	mov	r1, r5
  402866:	e7d7      	b.n	402818 <floor+0x50>
  402868:	a319      	add	r3, pc, #100	; (adr r3, 4028d0 <floor+0x108>)
  40286a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40286e:	f003 fb2f 	bl	405ed0 <__adddf3>
  402872:	2200      	movs	r2, #0
  402874:	2300      	movs	r3, #0
  402876:	f003 ff6d 	bl	406754 <__aeabi_dcmpgt>
  40287a:	2800      	cmp	r0, #0
  40287c:	d0ca      	beq.n	402814 <floor+0x4c>
  40287e:	2d00      	cmp	r5, #0
  402880:	db19      	blt.n	4028b6 <floor+0xee>
  402882:	2700      	movs	r7, #0
  402884:	463d      	mov	r5, r7
  402886:	e7c5      	b.n	402814 <floor+0x4c>
  402888:	4602      	mov	r2, r0
  40288a:	460b      	mov	r3, r1
  40288c:	f003 fb20 	bl	405ed0 <__adddf3>
  402890:	4604      	mov	r4, r0
  402892:	e7ca      	b.n	40282a <floor+0x62>
  402894:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  402898:	fa43 f606 	asr.w	r6, r3, r6
  40289c:	44b0      	add	r8, r6
  40289e:	e7b6      	b.n	40280e <floor+0x46>
  4028a0:	2e14      	cmp	r6, #20
  4028a2:	d010      	beq.n	4028c6 <floor+0xfe>
  4028a4:	2301      	movs	r3, #1
  4028a6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  4028aa:	fa03 f606 	lsl.w	r6, r3, r6
  4028ae:	1937      	adds	r7, r6, r4
  4028b0:	bf28      	it	cs
  4028b2:	4498      	addcs	r8, r3
  4028b4:	e7d2      	b.n	40285c <floor+0x94>
  4028b6:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  4028ba:	4b08      	ldr	r3, [pc, #32]	; (4028dc <floor+0x114>)
  4028bc:	4322      	orrs	r2, r4
  4028be:	bf18      	it	ne
  4028c0:	461d      	movne	r5, r3
  4028c2:	2700      	movs	r7, #0
  4028c4:	e7a6      	b.n	402814 <floor+0x4c>
  4028c6:	f105 0801 	add.w	r8, r5, #1
  4028ca:	e7c7      	b.n	40285c <floor+0x94>
  4028cc:	f3af 8000 	nop.w
  4028d0:	8800759c 	.word	0x8800759c
  4028d4:	7e37e43c 	.word	0x7e37e43c
  4028d8:	000fffff 	.word	0x000fffff
  4028dc:	bff00000 	.word	0xbff00000

004028e0 <scalbn>:
  4028e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028e2:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4028e6:	4604      	mov	r4, r0
  4028e8:	460d      	mov	r5, r1
  4028ea:	460b      	mov	r3, r1
  4028ec:	4617      	mov	r7, r2
  4028ee:	bb0e      	cbnz	r6, 402934 <scalbn+0x54>
  4028f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4028f4:	4303      	orrs	r3, r0
  4028f6:	4686      	mov	lr, r0
  4028f8:	d025      	beq.n	402946 <scalbn+0x66>
  4028fa:	2200      	movs	r2, #0
  4028fc:	4b34      	ldr	r3, [pc, #208]	; (4029d0 <scalbn+0xf0>)
  4028fe:	f003 fc99 	bl	406234 <__aeabi_dmul>
  402902:	4a34      	ldr	r2, [pc, #208]	; (4029d4 <scalbn+0xf4>)
  402904:	4297      	cmp	r7, r2
  402906:	4604      	mov	r4, r0
  402908:	460d      	mov	r5, r1
  40290a:	460b      	mov	r3, r1
  40290c:	db2a      	blt.n	402964 <scalbn+0x84>
  40290e:	f3c1 560a 	ubfx	r6, r1, #20, #11
  402912:	3e36      	subs	r6, #54	; 0x36
  402914:	443e      	add	r6, r7
  402916:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40291a:	4296      	cmp	r6, r2
  40291c:	dc28      	bgt.n	402970 <scalbn+0x90>
  40291e:	2e00      	cmp	r6, #0
  402920:	dd12      	ble.n	402948 <scalbn+0x68>
  402922:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402926:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40292a:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40292e:	4620      	mov	r0, r4
  402930:	4629      	mov	r1, r5
  402932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402934:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402938:	4296      	cmp	r6, r2
  40293a:	d1eb      	bne.n	402914 <scalbn+0x34>
  40293c:	4602      	mov	r2, r0
  40293e:	460b      	mov	r3, r1
  402940:	f003 fac6 	bl	405ed0 <__adddf3>
  402944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402948:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40294c:	da1d      	bge.n	40298a <scalbn+0xaa>
  40294e:	f24c 3350 	movw	r3, #50000	; 0xc350
  402952:	429f      	cmp	r7, r3
  402954:	4622      	mov	r2, r4
  402956:	462b      	mov	r3, r5
  402958:	dc25      	bgt.n	4029a6 <scalbn+0xc6>
  40295a:	a119      	add	r1, pc, #100	; (adr r1, 4029c0 <scalbn+0xe0>)
  40295c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402960:	f000 f83c 	bl	4029dc <copysign>
  402964:	a316      	add	r3, pc, #88	; (adr r3, 4029c0 <scalbn+0xe0>)
  402966:	e9d3 2300 	ldrd	r2, r3, [r3]
  40296a:	f003 fc63 	bl	406234 <__aeabi_dmul>
  40296e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402970:	4622      	mov	r2, r4
  402972:	462b      	mov	r3, r5
  402974:	a114      	add	r1, pc, #80	; (adr r1, 4029c8 <scalbn+0xe8>)
  402976:	e9d1 0100 	ldrd	r0, r1, [r1]
  40297a:	f000 f82f 	bl	4029dc <copysign>
  40297e:	a312      	add	r3, pc, #72	; (adr r3, 4029c8 <scalbn+0xe8>)
  402980:	e9d3 2300 	ldrd	r2, r3, [r3]
  402984:	f003 fc56 	bl	406234 <__aeabi_dmul>
  402988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40298a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40298e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402992:	3636      	adds	r6, #54	; 0x36
  402994:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402998:	4620      	mov	r0, r4
  40299a:	4629      	mov	r1, r5
  40299c:	2200      	movs	r2, #0
  40299e:	4b0e      	ldr	r3, [pc, #56]	; (4029d8 <scalbn+0xf8>)
  4029a0:	f003 fc48 	bl	406234 <__aeabi_dmul>
  4029a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4029a6:	a108      	add	r1, pc, #32	; (adr r1, 4029c8 <scalbn+0xe8>)
  4029a8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4029ac:	f000 f816 	bl	4029dc <copysign>
  4029b0:	a305      	add	r3, pc, #20	; (adr r3, 4029c8 <scalbn+0xe8>)
  4029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4029b6:	f003 fc3d 	bl	406234 <__aeabi_dmul>
  4029ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4029bc:	f3af 8000 	nop.w
  4029c0:	c2f8f359 	.word	0xc2f8f359
  4029c4:	01a56e1f 	.word	0x01a56e1f
  4029c8:	8800759c 	.word	0x8800759c
  4029cc:	7e37e43c 	.word	0x7e37e43c
  4029d0:	43500000 	.word	0x43500000
  4029d4:	ffff3cb0 	.word	0xffff3cb0
  4029d8:	3c900000 	.word	0x3c900000

004029dc <copysign>:
  4029dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4029e0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4029e4:	ea42 0103 	orr.w	r1, r2, r3
  4029e8:	4770      	bx	lr
  4029ea:	bf00      	nop

004029ec <__sflush_r>:
  4029ec:	898a      	ldrh	r2, [r1, #12]
  4029ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029f2:	4605      	mov	r5, r0
  4029f4:	0710      	lsls	r0, r2, #28
  4029f6:	460c      	mov	r4, r1
  4029f8:	d45a      	bmi.n	402ab0 <__sflush_r+0xc4>
  4029fa:	684b      	ldr	r3, [r1, #4]
  4029fc:	2b00      	cmp	r3, #0
  4029fe:	dc05      	bgt.n	402a0c <__sflush_r+0x20>
  402a00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  402a02:	2b00      	cmp	r3, #0
  402a04:	dc02      	bgt.n	402a0c <__sflush_r+0x20>
  402a06:	2000      	movs	r0, #0
  402a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  402a0e:	2e00      	cmp	r6, #0
  402a10:	d0f9      	beq.n	402a06 <__sflush_r+0x1a>
  402a12:	2300      	movs	r3, #0
  402a14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  402a18:	682f      	ldr	r7, [r5, #0]
  402a1a:	602b      	str	r3, [r5, #0]
  402a1c:	d033      	beq.n	402a86 <__sflush_r+0x9a>
  402a1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  402a20:	89a3      	ldrh	r3, [r4, #12]
  402a22:	075a      	lsls	r2, r3, #29
  402a24:	d505      	bpl.n	402a32 <__sflush_r+0x46>
  402a26:	6863      	ldr	r3, [r4, #4]
  402a28:	1ac0      	subs	r0, r0, r3
  402a2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  402a2c:	b10b      	cbz	r3, 402a32 <__sflush_r+0x46>
  402a2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402a30:	1ac0      	subs	r0, r0, r3
  402a32:	2300      	movs	r3, #0
  402a34:	4602      	mov	r2, r0
  402a36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  402a38:	6a21      	ldr	r1, [r4, #32]
  402a3a:	4628      	mov	r0, r5
  402a3c:	47b0      	blx	r6
  402a3e:	1c43      	adds	r3, r0, #1
  402a40:	89a3      	ldrh	r3, [r4, #12]
  402a42:	d106      	bne.n	402a52 <__sflush_r+0x66>
  402a44:	6829      	ldr	r1, [r5, #0]
  402a46:	291d      	cmp	r1, #29
  402a48:	d84b      	bhi.n	402ae2 <__sflush_r+0xf6>
  402a4a:	4a2b      	ldr	r2, [pc, #172]	; (402af8 <__sflush_r+0x10c>)
  402a4c:	40ca      	lsrs	r2, r1
  402a4e:	07d6      	lsls	r6, r2, #31
  402a50:	d547      	bpl.n	402ae2 <__sflush_r+0xf6>
  402a52:	2200      	movs	r2, #0
  402a54:	6062      	str	r2, [r4, #4]
  402a56:	04d9      	lsls	r1, r3, #19
  402a58:	6922      	ldr	r2, [r4, #16]
  402a5a:	6022      	str	r2, [r4, #0]
  402a5c:	d504      	bpl.n	402a68 <__sflush_r+0x7c>
  402a5e:	1c42      	adds	r2, r0, #1
  402a60:	d101      	bne.n	402a66 <__sflush_r+0x7a>
  402a62:	682b      	ldr	r3, [r5, #0]
  402a64:	b903      	cbnz	r3, 402a68 <__sflush_r+0x7c>
  402a66:	6560      	str	r0, [r4, #84]	; 0x54
  402a68:	6b61      	ldr	r1, [r4, #52]	; 0x34
  402a6a:	602f      	str	r7, [r5, #0]
  402a6c:	2900      	cmp	r1, #0
  402a6e:	d0ca      	beq.n	402a06 <__sflush_r+0x1a>
  402a70:	f104 0344 	add.w	r3, r4, #68	; 0x44
  402a74:	4299      	cmp	r1, r3
  402a76:	d002      	beq.n	402a7e <__sflush_r+0x92>
  402a78:	4628      	mov	r0, r5
  402a7a:	f000 f999 	bl	402db0 <_free_r>
  402a7e:	2000      	movs	r0, #0
  402a80:	6360      	str	r0, [r4, #52]	; 0x34
  402a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a86:	6a21      	ldr	r1, [r4, #32]
  402a88:	2301      	movs	r3, #1
  402a8a:	4628      	mov	r0, r5
  402a8c:	47b0      	blx	r6
  402a8e:	1c41      	adds	r1, r0, #1
  402a90:	d1c6      	bne.n	402a20 <__sflush_r+0x34>
  402a92:	682b      	ldr	r3, [r5, #0]
  402a94:	2b00      	cmp	r3, #0
  402a96:	d0c3      	beq.n	402a20 <__sflush_r+0x34>
  402a98:	2b1d      	cmp	r3, #29
  402a9a:	d001      	beq.n	402aa0 <__sflush_r+0xb4>
  402a9c:	2b16      	cmp	r3, #22
  402a9e:	d101      	bne.n	402aa4 <__sflush_r+0xb8>
  402aa0:	602f      	str	r7, [r5, #0]
  402aa2:	e7b0      	b.n	402a06 <__sflush_r+0x1a>
  402aa4:	89a3      	ldrh	r3, [r4, #12]
  402aa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402aaa:	81a3      	strh	r3, [r4, #12]
  402aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402ab0:	690f      	ldr	r7, [r1, #16]
  402ab2:	2f00      	cmp	r7, #0
  402ab4:	d0a7      	beq.n	402a06 <__sflush_r+0x1a>
  402ab6:	0793      	lsls	r3, r2, #30
  402ab8:	680e      	ldr	r6, [r1, #0]
  402aba:	bf08      	it	eq
  402abc:	694b      	ldreq	r3, [r1, #20]
  402abe:	600f      	str	r7, [r1, #0]
  402ac0:	bf18      	it	ne
  402ac2:	2300      	movne	r3, #0
  402ac4:	eba6 0807 	sub.w	r8, r6, r7
  402ac8:	608b      	str	r3, [r1, #8]
  402aca:	f1b8 0f00 	cmp.w	r8, #0
  402ace:	dd9a      	ble.n	402a06 <__sflush_r+0x1a>
  402ad0:	4643      	mov	r3, r8
  402ad2:	463a      	mov	r2, r7
  402ad4:	6a21      	ldr	r1, [r4, #32]
  402ad6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  402ad8:	4628      	mov	r0, r5
  402ada:	47b0      	blx	r6
  402adc:	2800      	cmp	r0, #0
  402ade:	dc07      	bgt.n	402af0 <__sflush_r+0x104>
  402ae0:	89a3      	ldrh	r3, [r4, #12]
  402ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ae6:	81a3      	strh	r3, [r4, #12]
  402ae8:	f04f 30ff 	mov.w	r0, #4294967295
  402aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402af0:	4407      	add	r7, r0
  402af2:	eba8 0800 	sub.w	r8, r8, r0
  402af6:	e7e8      	b.n	402aca <__sflush_r+0xde>
  402af8:	20400001 	.word	0x20400001

00402afc <_fflush_r>:
  402afc:	b538      	push	{r3, r4, r5, lr}
  402afe:	690b      	ldr	r3, [r1, #16]
  402b00:	4605      	mov	r5, r0
  402b02:	460c      	mov	r4, r1
  402b04:	b1db      	cbz	r3, 402b3e <_fflush_r+0x42>
  402b06:	b118      	cbz	r0, 402b10 <_fflush_r+0x14>
  402b08:	6983      	ldr	r3, [r0, #24]
  402b0a:	b90b      	cbnz	r3, 402b10 <_fflush_r+0x14>
  402b0c:	f000 f872 	bl	402bf4 <__sinit>
  402b10:	4b0c      	ldr	r3, [pc, #48]	; (402b44 <_fflush_r+0x48>)
  402b12:	429c      	cmp	r4, r3
  402b14:	d109      	bne.n	402b2a <_fflush_r+0x2e>
  402b16:	686c      	ldr	r4, [r5, #4]
  402b18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b1c:	b17b      	cbz	r3, 402b3e <_fflush_r+0x42>
  402b1e:	4621      	mov	r1, r4
  402b20:	4628      	mov	r0, r5
  402b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402b26:	f7ff bf61 	b.w	4029ec <__sflush_r>
  402b2a:	4b07      	ldr	r3, [pc, #28]	; (402b48 <_fflush_r+0x4c>)
  402b2c:	429c      	cmp	r4, r3
  402b2e:	d101      	bne.n	402b34 <_fflush_r+0x38>
  402b30:	68ac      	ldr	r4, [r5, #8]
  402b32:	e7f1      	b.n	402b18 <_fflush_r+0x1c>
  402b34:	4b05      	ldr	r3, [pc, #20]	; (402b4c <_fflush_r+0x50>)
  402b36:	429c      	cmp	r4, r3
  402b38:	bf08      	it	eq
  402b3a:	68ec      	ldreq	r4, [r5, #12]
  402b3c:	e7ec      	b.n	402b18 <_fflush_r+0x1c>
  402b3e:	2000      	movs	r0, #0
  402b40:	bd38      	pop	{r3, r4, r5, pc}
  402b42:	bf00      	nop
  402b44:	00406bb8 	.word	0x00406bb8
  402b48:	00406bd8 	.word	0x00406bd8
  402b4c:	00406b98 	.word	0x00406b98

00402b50 <fflush>:
  402b50:	4601      	mov	r1, r0
  402b52:	b920      	cbnz	r0, 402b5e <fflush+0xe>
  402b54:	4b04      	ldr	r3, [pc, #16]	; (402b68 <fflush+0x18>)
  402b56:	4905      	ldr	r1, [pc, #20]	; (402b6c <fflush+0x1c>)
  402b58:	6818      	ldr	r0, [r3, #0]
  402b5a:	f000 b8d3 	b.w	402d04 <_fwalk_reent>
  402b5e:	4b04      	ldr	r3, [pc, #16]	; (402b70 <fflush+0x20>)
  402b60:	6818      	ldr	r0, [r3, #0]
  402b62:	f7ff bfcb 	b.w	402afc <_fflush_r>
  402b66:	bf00      	nop
  402b68:	00406bf8 	.word	0x00406bf8
  402b6c:	00402afd 	.word	0x00402afd
  402b70:	2000009c 	.word	0x2000009c

00402b74 <_cleanup_r>:
  402b74:	4901      	ldr	r1, [pc, #4]	; (402b7c <_cleanup_r+0x8>)
  402b76:	f000 b8c5 	b.w	402d04 <_fwalk_reent>
  402b7a:	bf00      	nop
  402b7c:	00402afd 	.word	0x00402afd

00402b80 <std.isra.0>:
  402b80:	2300      	movs	r3, #0
  402b82:	b510      	push	{r4, lr}
  402b84:	4604      	mov	r4, r0
  402b86:	6003      	str	r3, [r0, #0]
  402b88:	6043      	str	r3, [r0, #4]
  402b8a:	6083      	str	r3, [r0, #8]
  402b8c:	8181      	strh	r1, [r0, #12]
  402b8e:	6643      	str	r3, [r0, #100]	; 0x64
  402b90:	81c2      	strh	r2, [r0, #14]
  402b92:	6103      	str	r3, [r0, #16]
  402b94:	6143      	str	r3, [r0, #20]
  402b96:	6183      	str	r3, [r0, #24]
  402b98:	4619      	mov	r1, r3
  402b9a:	2208      	movs	r2, #8
  402b9c:	305c      	adds	r0, #92	; 0x5c
  402b9e:	f000 f8fe 	bl	402d9e <memset>
  402ba2:	4b05      	ldr	r3, [pc, #20]	; (402bb8 <std.isra.0+0x38>)
  402ba4:	6263      	str	r3, [r4, #36]	; 0x24
  402ba6:	4b05      	ldr	r3, [pc, #20]	; (402bbc <std.isra.0+0x3c>)
  402ba8:	62a3      	str	r3, [r4, #40]	; 0x28
  402baa:	4b05      	ldr	r3, [pc, #20]	; (402bc0 <std.isra.0+0x40>)
  402bac:	62e3      	str	r3, [r4, #44]	; 0x2c
  402bae:	4b05      	ldr	r3, [pc, #20]	; (402bc4 <std.isra.0+0x44>)
  402bb0:	6224      	str	r4, [r4, #32]
  402bb2:	6323      	str	r3, [r4, #48]	; 0x30
  402bb4:	bd10      	pop	{r4, pc}
  402bb6:	bf00      	nop
  402bb8:	004039b5 	.word	0x004039b5
  402bbc:	004039d7 	.word	0x004039d7
  402bc0:	00403a0f 	.word	0x00403a0f
  402bc4:	00403a33 	.word	0x00403a33

00402bc8 <__sfmoreglue>:
  402bc8:	b570      	push	{r4, r5, r6, lr}
  402bca:	1e4a      	subs	r2, r1, #1
  402bcc:	2568      	movs	r5, #104	; 0x68
  402bce:	4355      	muls	r5, r2
  402bd0:	460e      	mov	r6, r1
  402bd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
  402bd6:	f000 f939 	bl	402e4c <_malloc_r>
  402bda:	4604      	mov	r4, r0
  402bdc:	b140      	cbz	r0, 402bf0 <__sfmoreglue+0x28>
  402bde:	2100      	movs	r1, #0
  402be0:	e880 0042 	stmia.w	r0, {r1, r6}
  402be4:	300c      	adds	r0, #12
  402be6:	60a0      	str	r0, [r4, #8]
  402be8:	f105 0268 	add.w	r2, r5, #104	; 0x68
  402bec:	f000 f8d7 	bl	402d9e <memset>
  402bf0:	4620      	mov	r0, r4
  402bf2:	bd70      	pop	{r4, r5, r6, pc}

00402bf4 <__sinit>:
  402bf4:	6983      	ldr	r3, [r0, #24]
  402bf6:	b510      	push	{r4, lr}
  402bf8:	4604      	mov	r4, r0
  402bfa:	bb33      	cbnz	r3, 402c4a <__sinit+0x56>
  402bfc:	6483      	str	r3, [r0, #72]	; 0x48
  402bfe:	64c3      	str	r3, [r0, #76]	; 0x4c
  402c00:	6503      	str	r3, [r0, #80]	; 0x50
  402c02:	4b12      	ldr	r3, [pc, #72]	; (402c4c <__sinit+0x58>)
  402c04:	4a12      	ldr	r2, [pc, #72]	; (402c50 <__sinit+0x5c>)
  402c06:	681b      	ldr	r3, [r3, #0]
  402c08:	6282      	str	r2, [r0, #40]	; 0x28
  402c0a:	4298      	cmp	r0, r3
  402c0c:	bf04      	itt	eq
  402c0e:	2301      	moveq	r3, #1
  402c10:	6183      	streq	r3, [r0, #24]
  402c12:	f000 f81f 	bl	402c54 <__sfp>
  402c16:	6060      	str	r0, [r4, #4]
  402c18:	4620      	mov	r0, r4
  402c1a:	f000 f81b 	bl	402c54 <__sfp>
  402c1e:	60a0      	str	r0, [r4, #8]
  402c20:	4620      	mov	r0, r4
  402c22:	f000 f817 	bl	402c54 <__sfp>
  402c26:	2200      	movs	r2, #0
  402c28:	60e0      	str	r0, [r4, #12]
  402c2a:	2104      	movs	r1, #4
  402c2c:	6860      	ldr	r0, [r4, #4]
  402c2e:	f7ff ffa7 	bl	402b80 <std.isra.0>
  402c32:	2201      	movs	r2, #1
  402c34:	2109      	movs	r1, #9
  402c36:	68a0      	ldr	r0, [r4, #8]
  402c38:	f7ff ffa2 	bl	402b80 <std.isra.0>
  402c3c:	2202      	movs	r2, #2
  402c3e:	2112      	movs	r1, #18
  402c40:	68e0      	ldr	r0, [r4, #12]
  402c42:	f7ff ff9d 	bl	402b80 <std.isra.0>
  402c46:	2301      	movs	r3, #1
  402c48:	61a3      	str	r3, [r4, #24]
  402c4a:	bd10      	pop	{r4, pc}
  402c4c:	00406bf8 	.word	0x00406bf8
  402c50:	00402b75 	.word	0x00402b75

00402c54 <__sfp>:
  402c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c56:	4b1c      	ldr	r3, [pc, #112]	; (402cc8 <__sfp+0x74>)
  402c58:	681e      	ldr	r6, [r3, #0]
  402c5a:	69b3      	ldr	r3, [r6, #24]
  402c5c:	4607      	mov	r7, r0
  402c5e:	b913      	cbnz	r3, 402c66 <__sfp+0x12>
  402c60:	4630      	mov	r0, r6
  402c62:	f7ff ffc7 	bl	402bf4 <__sinit>
  402c66:	3648      	adds	r6, #72	; 0x48
  402c68:	68b4      	ldr	r4, [r6, #8]
  402c6a:	6873      	ldr	r3, [r6, #4]
  402c6c:	3b01      	subs	r3, #1
  402c6e:	d503      	bpl.n	402c78 <__sfp+0x24>
  402c70:	6833      	ldr	r3, [r6, #0]
  402c72:	b133      	cbz	r3, 402c82 <__sfp+0x2e>
  402c74:	6836      	ldr	r6, [r6, #0]
  402c76:	e7f7      	b.n	402c68 <__sfp+0x14>
  402c78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  402c7c:	b16d      	cbz	r5, 402c9a <__sfp+0x46>
  402c7e:	3468      	adds	r4, #104	; 0x68
  402c80:	e7f4      	b.n	402c6c <__sfp+0x18>
  402c82:	2104      	movs	r1, #4
  402c84:	4638      	mov	r0, r7
  402c86:	f7ff ff9f 	bl	402bc8 <__sfmoreglue>
  402c8a:	6030      	str	r0, [r6, #0]
  402c8c:	2800      	cmp	r0, #0
  402c8e:	d1f1      	bne.n	402c74 <__sfp+0x20>
  402c90:	230c      	movs	r3, #12
  402c92:	603b      	str	r3, [r7, #0]
  402c94:	4604      	mov	r4, r0
  402c96:	4620      	mov	r0, r4
  402c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402c9e:	81e3      	strh	r3, [r4, #14]
  402ca0:	2301      	movs	r3, #1
  402ca2:	81a3      	strh	r3, [r4, #12]
  402ca4:	6665      	str	r5, [r4, #100]	; 0x64
  402ca6:	6025      	str	r5, [r4, #0]
  402ca8:	60a5      	str	r5, [r4, #8]
  402caa:	6065      	str	r5, [r4, #4]
  402cac:	6125      	str	r5, [r4, #16]
  402cae:	6165      	str	r5, [r4, #20]
  402cb0:	61a5      	str	r5, [r4, #24]
  402cb2:	2208      	movs	r2, #8
  402cb4:	4629      	mov	r1, r5
  402cb6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  402cba:	f000 f870 	bl	402d9e <memset>
  402cbe:	6365      	str	r5, [r4, #52]	; 0x34
  402cc0:	63a5      	str	r5, [r4, #56]	; 0x38
  402cc2:	64a5      	str	r5, [r4, #72]	; 0x48
  402cc4:	64e5      	str	r5, [r4, #76]	; 0x4c
  402cc6:	e7e6      	b.n	402c96 <__sfp+0x42>
  402cc8:	00406bf8 	.word	0x00406bf8

00402ccc <_fwalk>:
  402ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cd0:	4688      	mov	r8, r1
  402cd2:	f100 0448 	add.w	r4, r0, #72	; 0x48
  402cd6:	2600      	movs	r6, #0
  402cd8:	b914      	cbnz	r4, 402ce0 <_fwalk+0x14>
  402cda:	4630      	mov	r0, r6
  402cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402ce0:	68a5      	ldr	r5, [r4, #8]
  402ce2:	6867      	ldr	r7, [r4, #4]
  402ce4:	3f01      	subs	r7, #1
  402ce6:	d501      	bpl.n	402cec <_fwalk+0x20>
  402ce8:	6824      	ldr	r4, [r4, #0]
  402cea:	e7f5      	b.n	402cd8 <_fwalk+0xc>
  402cec:	89ab      	ldrh	r3, [r5, #12]
  402cee:	2b01      	cmp	r3, #1
  402cf0:	d906      	bls.n	402d00 <_fwalk+0x34>
  402cf2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  402cf6:	3301      	adds	r3, #1
  402cf8:	d002      	beq.n	402d00 <_fwalk+0x34>
  402cfa:	4628      	mov	r0, r5
  402cfc:	47c0      	blx	r8
  402cfe:	4306      	orrs	r6, r0
  402d00:	3568      	adds	r5, #104	; 0x68
  402d02:	e7ef      	b.n	402ce4 <_fwalk+0x18>

00402d04 <_fwalk_reent>:
  402d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402d08:	4680      	mov	r8, r0
  402d0a:	4689      	mov	r9, r1
  402d0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
  402d10:	2600      	movs	r6, #0
  402d12:	b914      	cbnz	r4, 402d1a <_fwalk_reent+0x16>
  402d14:	4630      	mov	r0, r6
  402d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402d1a:	68a5      	ldr	r5, [r4, #8]
  402d1c:	6867      	ldr	r7, [r4, #4]
  402d1e:	3f01      	subs	r7, #1
  402d20:	d501      	bpl.n	402d26 <_fwalk_reent+0x22>
  402d22:	6824      	ldr	r4, [r4, #0]
  402d24:	e7f5      	b.n	402d12 <_fwalk_reent+0xe>
  402d26:	89ab      	ldrh	r3, [r5, #12]
  402d28:	2b01      	cmp	r3, #1
  402d2a:	d907      	bls.n	402d3c <_fwalk_reent+0x38>
  402d2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  402d30:	3301      	adds	r3, #1
  402d32:	d003      	beq.n	402d3c <_fwalk_reent+0x38>
  402d34:	4629      	mov	r1, r5
  402d36:	4640      	mov	r0, r8
  402d38:	47c8      	blx	r9
  402d3a:	4306      	orrs	r6, r0
  402d3c:	3568      	adds	r5, #104	; 0x68
  402d3e:	e7ee      	b.n	402d1e <_fwalk_reent+0x1a>

00402d40 <__libc_init_array>:
  402d40:	b570      	push	{r4, r5, r6, lr}
  402d42:	4e0d      	ldr	r6, [pc, #52]	; (402d78 <__libc_init_array+0x38>)
  402d44:	4c0d      	ldr	r4, [pc, #52]	; (402d7c <__libc_init_array+0x3c>)
  402d46:	1ba4      	subs	r4, r4, r6
  402d48:	10a4      	asrs	r4, r4, #2
  402d4a:	2500      	movs	r5, #0
  402d4c:	42a5      	cmp	r5, r4
  402d4e:	d109      	bne.n	402d64 <__libc_init_array+0x24>
  402d50:	4e0b      	ldr	r6, [pc, #44]	; (402d80 <__libc_init_array+0x40>)
  402d52:	4c0c      	ldr	r4, [pc, #48]	; (402d84 <__libc_init_array+0x44>)
  402d54:	f004 f896 	bl	406e84 <_init>
  402d58:	1ba4      	subs	r4, r4, r6
  402d5a:	10a4      	asrs	r4, r4, #2
  402d5c:	2500      	movs	r5, #0
  402d5e:	42a5      	cmp	r5, r4
  402d60:	d105      	bne.n	402d6e <__libc_init_array+0x2e>
  402d62:	bd70      	pop	{r4, r5, r6, pc}
  402d64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402d68:	4798      	blx	r3
  402d6a:	3501      	adds	r5, #1
  402d6c:	e7ee      	b.n	402d4c <__libc_init_array+0xc>
  402d6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402d72:	4798      	blx	r3
  402d74:	3501      	adds	r5, #1
  402d76:	e7f2      	b.n	402d5e <__libc_init_array+0x1e>
  402d78:	00406e90 	.word	0x00406e90
  402d7c:	00406e90 	.word	0x00406e90
  402d80:	00406e90 	.word	0x00406e90
  402d84:	00406e94 	.word	0x00406e94

00402d88 <memcpy>:
  402d88:	b510      	push	{r4, lr}
  402d8a:	1e43      	subs	r3, r0, #1
  402d8c:	440a      	add	r2, r1
  402d8e:	4291      	cmp	r1, r2
  402d90:	d100      	bne.n	402d94 <memcpy+0xc>
  402d92:	bd10      	pop	{r4, pc}
  402d94:	f811 4b01 	ldrb.w	r4, [r1], #1
  402d98:	f803 4f01 	strb.w	r4, [r3, #1]!
  402d9c:	e7f7      	b.n	402d8e <memcpy+0x6>

00402d9e <memset>:
  402d9e:	4402      	add	r2, r0
  402da0:	4603      	mov	r3, r0
  402da2:	4293      	cmp	r3, r2
  402da4:	d100      	bne.n	402da8 <memset+0xa>
  402da6:	4770      	bx	lr
  402da8:	f803 1b01 	strb.w	r1, [r3], #1
  402dac:	e7f9      	b.n	402da2 <memset+0x4>
	...

00402db0 <_free_r>:
  402db0:	b538      	push	{r3, r4, r5, lr}
  402db2:	4605      	mov	r5, r0
  402db4:	2900      	cmp	r1, #0
  402db6:	d045      	beq.n	402e44 <_free_r+0x94>
  402db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
  402dbc:	1f0c      	subs	r4, r1, #4
  402dbe:	2b00      	cmp	r3, #0
  402dc0:	bfb8      	it	lt
  402dc2:	18e4      	addlt	r4, r4, r3
  402dc4:	f001 fda4 	bl	404910 <__malloc_lock>
  402dc8:	4a1f      	ldr	r2, [pc, #124]	; (402e48 <_free_r+0x98>)
  402dca:	6813      	ldr	r3, [r2, #0]
  402dcc:	4610      	mov	r0, r2
  402dce:	b933      	cbnz	r3, 402dde <_free_r+0x2e>
  402dd0:	6063      	str	r3, [r4, #4]
  402dd2:	6014      	str	r4, [r2, #0]
  402dd4:	4628      	mov	r0, r5
  402dd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402dda:	f001 bd9a 	b.w	404912 <__malloc_unlock>
  402dde:	42a3      	cmp	r3, r4
  402de0:	d90c      	bls.n	402dfc <_free_r+0x4c>
  402de2:	6821      	ldr	r1, [r4, #0]
  402de4:	1862      	adds	r2, r4, r1
  402de6:	4293      	cmp	r3, r2
  402de8:	bf04      	itt	eq
  402dea:	681a      	ldreq	r2, [r3, #0]
  402dec:	685b      	ldreq	r3, [r3, #4]
  402dee:	6063      	str	r3, [r4, #4]
  402df0:	bf04      	itt	eq
  402df2:	1852      	addeq	r2, r2, r1
  402df4:	6022      	streq	r2, [r4, #0]
  402df6:	6004      	str	r4, [r0, #0]
  402df8:	e7ec      	b.n	402dd4 <_free_r+0x24>
  402dfa:	4613      	mov	r3, r2
  402dfc:	685a      	ldr	r2, [r3, #4]
  402dfe:	b10a      	cbz	r2, 402e04 <_free_r+0x54>
  402e00:	42a2      	cmp	r2, r4
  402e02:	d9fa      	bls.n	402dfa <_free_r+0x4a>
  402e04:	6819      	ldr	r1, [r3, #0]
  402e06:	1858      	adds	r0, r3, r1
  402e08:	42a0      	cmp	r0, r4
  402e0a:	d10b      	bne.n	402e24 <_free_r+0x74>
  402e0c:	6820      	ldr	r0, [r4, #0]
  402e0e:	4401      	add	r1, r0
  402e10:	1858      	adds	r0, r3, r1
  402e12:	4282      	cmp	r2, r0
  402e14:	6019      	str	r1, [r3, #0]
  402e16:	d1dd      	bne.n	402dd4 <_free_r+0x24>
  402e18:	6810      	ldr	r0, [r2, #0]
  402e1a:	6852      	ldr	r2, [r2, #4]
  402e1c:	605a      	str	r2, [r3, #4]
  402e1e:	4401      	add	r1, r0
  402e20:	6019      	str	r1, [r3, #0]
  402e22:	e7d7      	b.n	402dd4 <_free_r+0x24>
  402e24:	d902      	bls.n	402e2c <_free_r+0x7c>
  402e26:	230c      	movs	r3, #12
  402e28:	602b      	str	r3, [r5, #0]
  402e2a:	e7d3      	b.n	402dd4 <_free_r+0x24>
  402e2c:	6820      	ldr	r0, [r4, #0]
  402e2e:	1821      	adds	r1, r4, r0
  402e30:	428a      	cmp	r2, r1
  402e32:	bf04      	itt	eq
  402e34:	6811      	ldreq	r1, [r2, #0]
  402e36:	6852      	ldreq	r2, [r2, #4]
  402e38:	6062      	str	r2, [r4, #4]
  402e3a:	bf04      	itt	eq
  402e3c:	1809      	addeq	r1, r1, r0
  402e3e:	6021      	streq	r1, [r4, #0]
  402e40:	605c      	str	r4, [r3, #4]
  402e42:	e7c7      	b.n	402dd4 <_free_r+0x24>
  402e44:	bd38      	pop	{r3, r4, r5, pc}
  402e46:	bf00      	nop
  402e48:	200003a0 	.word	0x200003a0

00402e4c <_malloc_r>:
  402e4c:	b570      	push	{r4, r5, r6, lr}
  402e4e:	1ccd      	adds	r5, r1, #3
  402e50:	f025 0503 	bic.w	r5, r5, #3
  402e54:	3508      	adds	r5, #8
  402e56:	2d0c      	cmp	r5, #12
  402e58:	bf38      	it	cc
  402e5a:	250c      	movcc	r5, #12
  402e5c:	2d00      	cmp	r5, #0
  402e5e:	4606      	mov	r6, r0
  402e60:	db01      	blt.n	402e66 <_malloc_r+0x1a>
  402e62:	42a9      	cmp	r1, r5
  402e64:	d903      	bls.n	402e6e <_malloc_r+0x22>
  402e66:	230c      	movs	r3, #12
  402e68:	6033      	str	r3, [r6, #0]
  402e6a:	2000      	movs	r0, #0
  402e6c:	bd70      	pop	{r4, r5, r6, pc}
  402e6e:	f001 fd4f 	bl	404910 <__malloc_lock>
  402e72:	4a23      	ldr	r2, [pc, #140]	; (402f00 <_malloc_r+0xb4>)
  402e74:	6814      	ldr	r4, [r2, #0]
  402e76:	4621      	mov	r1, r4
  402e78:	b991      	cbnz	r1, 402ea0 <_malloc_r+0x54>
  402e7a:	4c22      	ldr	r4, [pc, #136]	; (402f04 <_malloc_r+0xb8>)
  402e7c:	6823      	ldr	r3, [r4, #0]
  402e7e:	b91b      	cbnz	r3, 402e88 <_malloc_r+0x3c>
  402e80:	4630      	mov	r0, r6
  402e82:	f000 fcb9 	bl	4037f8 <_sbrk_r>
  402e86:	6020      	str	r0, [r4, #0]
  402e88:	4629      	mov	r1, r5
  402e8a:	4630      	mov	r0, r6
  402e8c:	f000 fcb4 	bl	4037f8 <_sbrk_r>
  402e90:	1c43      	adds	r3, r0, #1
  402e92:	d126      	bne.n	402ee2 <_malloc_r+0x96>
  402e94:	230c      	movs	r3, #12
  402e96:	6033      	str	r3, [r6, #0]
  402e98:	4630      	mov	r0, r6
  402e9a:	f001 fd3a 	bl	404912 <__malloc_unlock>
  402e9e:	e7e4      	b.n	402e6a <_malloc_r+0x1e>
  402ea0:	680b      	ldr	r3, [r1, #0]
  402ea2:	1b5b      	subs	r3, r3, r5
  402ea4:	d41a      	bmi.n	402edc <_malloc_r+0x90>
  402ea6:	2b0b      	cmp	r3, #11
  402ea8:	d90f      	bls.n	402eca <_malloc_r+0x7e>
  402eaa:	600b      	str	r3, [r1, #0]
  402eac:	50cd      	str	r5, [r1, r3]
  402eae:	18cc      	adds	r4, r1, r3
  402eb0:	4630      	mov	r0, r6
  402eb2:	f001 fd2e 	bl	404912 <__malloc_unlock>
  402eb6:	f104 000b 	add.w	r0, r4, #11
  402eba:	1d23      	adds	r3, r4, #4
  402ebc:	f020 0007 	bic.w	r0, r0, #7
  402ec0:	1ac3      	subs	r3, r0, r3
  402ec2:	d01b      	beq.n	402efc <_malloc_r+0xb0>
  402ec4:	425a      	negs	r2, r3
  402ec6:	50e2      	str	r2, [r4, r3]
  402ec8:	bd70      	pop	{r4, r5, r6, pc}
  402eca:	428c      	cmp	r4, r1
  402ecc:	bf0d      	iteet	eq
  402ece:	6863      	ldreq	r3, [r4, #4]
  402ed0:	684b      	ldrne	r3, [r1, #4]
  402ed2:	6063      	strne	r3, [r4, #4]
  402ed4:	6013      	streq	r3, [r2, #0]
  402ed6:	bf18      	it	ne
  402ed8:	460c      	movne	r4, r1
  402eda:	e7e9      	b.n	402eb0 <_malloc_r+0x64>
  402edc:	460c      	mov	r4, r1
  402ede:	6849      	ldr	r1, [r1, #4]
  402ee0:	e7ca      	b.n	402e78 <_malloc_r+0x2c>
  402ee2:	1cc4      	adds	r4, r0, #3
  402ee4:	f024 0403 	bic.w	r4, r4, #3
  402ee8:	42a0      	cmp	r0, r4
  402eea:	d005      	beq.n	402ef8 <_malloc_r+0xac>
  402eec:	1a21      	subs	r1, r4, r0
  402eee:	4630      	mov	r0, r6
  402ef0:	f000 fc82 	bl	4037f8 <_sbrk_r>
  402ef4:	3001      	adds	r0, #1
  402ef6:	d0cd      	beq.n	402e94 <_malloc_r+0x48>
  402ef8:	6025      	str	r5, [r4, #0]
  402efa:	e7d9      	b.n	402eb0 <_malloc_r+0x64>
  402efc:	bd70      	pop	{r4, r5, r6, pc}
  402efe:	bf00      	nop
  402f00:	200003a0 	.word	0x200003a0
  402f04:	200003a4 	.word	0x200003a4

00402f08 <__cvt>:
  402f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402f0c:	b088      	sub	sp, #32
  402f0e:	2b00      	cmp	r3, #0
  402f10:	9f14      	ldr	r7, [sp, #80]	; 0x50
  402f12:	9912      	ldr	r1, [sp, #72]	; 0x48
  402f14:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402f16:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  402f1a:	461e      	mov	r6, r3
  402f1c:	f027 0720 	bic.w	r7, r7, #32
  402f20:	bfbb      	ittet	lt
  402f22:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  402f26:	461e      	movlt	r6, r3
  402f28:	2300      	movge	r3, #0
  402f2a:	232d      	movlt	r3, #45	; 0x2d
  402f2c:	2f46      	cmp	r7, #70	; 0x46
  402f2e:	4614      	mov	r4, r2
  402f30:	700b      	strb	r3, [r1, #0]
  402f32:	d004      	beq.n	402f3e <__cvt+0x36>
  402f34:	2f45      	cmp	r7, #69	; 0x45
  402f36:	d100      	bne.n	402f3a <__cvt+0x32>
  402f38:	3501      	adds	r5, #1
  402f3a:	2302      	movs	r3, #2
  402f3c:	e000      	b.n	402f40 <__cvt+0x38>
  402f3e:	2303      	movs	r3, #3
  402f40:	aa07      	add	r2, sp, #28
  402f42:	9204      	str	r2, [sp, #16]
  402f44:	aa06      	add	r2, sp, #24
  402f46:	9203      	str	r2, [sp, #12]
  402f48:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  402f4c:	4622      	mov	r2, r4
  402f4e:	4633      	mov	r3, r6
  402f50:	f000 fe2a 	bl	403ba8 <_dtoa_r>
  402f54:	2f47      	cmp	r7, #71	; 0x47
  402f56:	4680      	mov	r8, r0
  402f58:	d102      	bne.n	402f60 <__cvt+0x58>
  402f5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f5c:	07db      	lsls	r3, r3, #31
  402f5e:	d526      	bpl.n	402fae <__cvt+0xa6>
  402f60:	2f46      	cmp	r7, #70	; 0x46
  402f62:	eb08 0905 	add.w	r9, r8, r5
  402f66:	d111      	bne.n	402f8c <__cvt+0x84>
  402f68:	f898 3000 	ldrb.w	r3, [r8]
  402f6c:	2b30      	cmp	r3, #48	; 0x30
  402f6e:	d10a      	bne.n	402f86 <__cvt+0x7e>
  402f70:	2200      	movs	r2, #0
  402f72:	2300      	movs	r3, #0
  402f74:	4620      	mov	r0, r4
  402f76:	4631      	mov	r1, r6
  402f78:	f003 fbc4 	bl	406704 <__aeabi_dcmpeq>
  402f7c:	b918      	cbnz	r0, 402f86 <__cvt+0x7e>
  402f7e:	f1c5 0501 	rsb	r5, r5, #1
  402f82:	f8ca 5000 	str.w	r5, [sl]
  402f86:	f8da 3000 	ldr.w	r3, [sl]
  402f8a:	4499      	add	r9, r3
  402f8c:	2200      	movs	r2, #0
  402f8e:	2300      	movs	r3, #0
  402f90:	4620      	mov	r0, r4
  402f92:	4631      	mov	r1, r6
  402f94:	f003 fbb6 	bl	406704 <__aeabi_dcmpeq>
  402f98:	b938      	cbnz	r0, 402faa <__cvt+0xa2>
  402f9a:	2230      	movs	r2, #48	; 0x30
  402f9c:	9b07      	ldr	r3, [sp, #28]
  402f9e:	4599      	cmp	r9, r3
  402fa0:	d905      	bls.n	402fae <__cvt+0xa6>
  402fa2:	1c59      	adds	r1, r3, #1
  402fa4:	9107      	str	r1, [sp, #28]
  402fa6:	701a      	strb	r2, [r3, #0]
  402fa8:	e7f8      	b.n	402f9c <__cvt+0x94>
  402faa:	f8cd 901c 	str.w	r9, [sp, #28]
  402fae:	9b07      	ldr	r3, [sp, #28]
  402fb0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402fb2:	eba3 0308 	sub.w	r3, r3, r8
  402fb6:	4640      	mov	r0, r8
  402fb8:	6013      	str	r3, [r2, #0]
  402fba:	b008      	add	sp, #32
  402fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402fc0 <__exponent>:
  402fc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  402fc2:	4603      	mov	r3, r0
  402fc4:	2900      	cmp	r1, #0
  402fc6:	bfb8      	it	lt
  402fc8:	4249      	neglt	r1, r1
  402fca:	f803 2b02 	strb.w	r2, [r3], #2
  402fce:	bfb4      	ite	lt
  402fd0:	222d      	movlt	r2, #45	; 0x2d
  402fd2:	222b      	movge	r2, #43	; 0x2b
  402fd4:	2909      	cmp	r1, #9
  402fd6:	7042      	strb	r2, [r0, #1]
  402fd8:	dd20      	ble.n	40301c <__exponent+0x5c>
  402fda:	f10d 0207 	add.w	r2, sp, #7
  402fde:	4617      	mov	r7, r2
  402fe0:	260a      	movs	r6, #10
  402fe2:	fb91 f5f6 	sdiv	r5, r1, r6
  402fe6:	fb06 1115 	mls	r1, r6, r5, r1
  402fea:	3130      	adds	r1, #48	; 0x30
  402fec:	2d09      	cmp	r5, #9
  402fee:	f802 1c01 	strb.w	r1, [r2, #-1]
  402ff2:	f102 34ff 	add.w	r4, r2, #4294967295
  402ff6:	4629      	mov	r1, r5
  402ff8:	dc09      	bgt.n	40300e <__exponent+0x4e>
  402ffa:	3130      	adds	r1, #48	; 0x30
  402ffc:	3a02      	subs	r2, #2
  402ffe:	f804 1c01 	strb.w	r1, [r4, #-1]
  403002:	42ba      	cmp	r2, r7
  403004:	461c      	mov	r4, r3
  403006:	d304      	bcc.n	403012 <__exponent+0x52>
  403008:	1a20      	subs	r0, r4, r0
  40300a:	b003      	add	sp, #12
  40300c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40300e:	4622      	mov	r2, r4
  403010:	e7e7      	b.n	402fe2 <__exponent+0x22>
  403012:	f812 1b01 	ldrb.w	r1, [r2], #1
  403016:	f803 1b01 	strb.w	r1, [r3], #1
  40301a:	e7f2      	b.n	403002 <__exponent+0x42>
  40301c:	2230      	movs	r2, #48	; 0x30
  40301e:	461c      	mov	r4, r3
  403020:	4411      	add	r1, r2
  403022:	f804 2b02 	strb.w	r2, [r4], #2
  403026:	7059      	strb	r1, [r3, #1]
  403028:	e7ee      	b.n	403008 <__exponent+0x48>
	...

0040302c <_printf_float>:
  40302c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403030:	b091      	sub	sp, #68	; 0x44
  403032:	460c      	mov	r4, r1
  403034:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  403036:	4693      	mov	fp, r2
  403038:	461e      	mov	r6, r3
  40303a:	4605      	mov	r5, r0
  40303c:	f001 fb86 	bl	40474c <_localeconv_r>
  403040:	6803      	ldr	r3, [r0, #0]
  403042:	9309      	str	r3, [sp, #36]	; 0x24
  403044:	4618      	mov	r0, r3
  403046:	f000 fcf8 	bl	403a3a <strlen>
  40304a:	2300      	movs	r3, #0
  40304c:	930e      	str	r3, [sp, #56]	; 0x38
  40304e:	683b      	ldr	r3, [r7, #0]
  403050:	900a      	str	r0, [sp, #40]	; 0x28
  403052:	3307      	adds	r3, #7
  403054:	f023 0307 	bic.w	r3, r3, #7
  403058:	f103 0208 	add.w	r2, r3, #8
  40305c:	f894 8018 	ldrb.w	r8, [r4, #24]
  403060:	f8d4 a000 	ldr.w	sl, [r4]
  403064:	603a      	str	r2, [r7, #0]
  403066:	e9d3 2300 	ldrd	r2, r3, [r3]
  40306a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  40306e:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  403072:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  403074:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  403078:	930b      	str	r3, [sp, #44]	; 0x2c
  40307a:	f04f 32ff 	mov.w	r2, #4294967295
  40307e:	4ba6      	ldr	r3, [pc, #664]	; (403318 <_printf_float+0x2ec>)
  403080:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403082:	4638      	mov	r0, r7
  403084:	f003 fb70 	bl	406768 <__aeabi_dcmpun>
  403088:	2800      	cmp	r0, #0
  40308a:	f040 81f7 	bne.w	40347c <_printf_float+0x450>
  40308e:	f04f 32ff 	mov.w	r2, #4294967295
  403092:	4ba1      	ldr	r3, [pc, #644]	; (403318 <_printf_float+0x2ec>)
  403094:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403096:	4638      	mov	r0, r7
  403098:	f003 fb48 	bl	40672c <__aeabi_dcmple>
  40309c:	2800      	cmp	r0, #0
  40309e:	f040 81ed 	bne.w	40347c <_printf_float+0x450>
  4030a2:	2200      	movs	r2, #0
  4030a4:	2300      	movs	r3, #0
  4030a6:	4638      	mov	r0, r7
  4030a8:	4649      	mov	r1, r9
  4030aa:	f003 fb35 	bl	406718 <__aeabi_dcmplt>
  4030ae:	b110      	cbz	r0, 4030b6 <_printf_float+0x8a>
  4030b0:	232d      	movs	r3, #45	; 0x2d
  4030b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4030b6:	4b99      	ldr	r3, [pc, #612]	; (40331c <_printf_float+0x2f0>)
  4030b8:	4f99      	ldr	r7, [pc, #612]	; (403320 <_printf_float+0x2f4>)
  4030ba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4030be:	bf98      	it	ls
  4030c0:	461f      	movls	r7, r3
  4030c2:	2303      	movs	r3, #3
  4030c4:	6123      	str	r3, [r4, #16]
  4030c6:	f02a 0304 	bic.w	r3, sl, #4
  4030ca:	6023      	str	r3, [r4, #0]
  4030cc:	f04f 0900 	mov.w	r9, #0
  4030d0:	9600      	str	r6, [sp, #0]
  4030d2:	465b      	mov	r3, fp
  4030d4:	aa0f      	add	r2, sp, #60	; 0x3c
  4030d6:	4621      	mov	r1, r4
  4030d8:	4628      	mov	r0, r5
  4030da:	f000 f9df 	bl	40349c <_printf_common>
  4030de:	3001      	adds	r0, #1
  4030e0:	f040 809a 	bne.w	403218 <_printf_float+0x1ec>
  4030e4:	f04f 30ff 	mov.w	r0, #4294967295
  4030e8:	b011      	add	sp, #68	; 0x44
  4030ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030ee:	6862      	ldr	r2, [r4, #4]
  4030f0:	1c53      	adds	r3, r2, #1
  4030f2:	a80e      	add	r0, sp, #56	; 0x38
  4030f4:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  4030f8:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  4030fc:	d141      	bne.n	403182 <_printf_float+0x156>
  4030fe:	2206      	movs	r2, #6
  403100:	6062      	str	r2, [r4, #4]
  403102:	6023      	str	r3, [r4, #0]
  403104:	2100      	movs	r1, #0
  403106:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  40310a:	9301      	str	r3, [sp, #4]
  40310c:	6863      	ldr	r3, [r4, #4]
  40310e:	9005      	str	r0, [sp, #20]
  403110:	9202      	str	r2, [sp, #8]
  403112:	9300      	str	r3, [sp, #0]
  403114:	463a      	mov	r2, r7
  403116:	464b      	mov	r3, r9
  403118:	9106      	str	r1, [sp, #24]
  40311a:	f8cd 8010 	str.w	r8, [sp, #16]
  40311e:	f8cd e00c 	str.w	lr, [sp, #12]
  403122:	4628      	mov	r0, r5
  403124:	f7ff fef0 	bl	402f08 <__cvt>
  403128:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  40312c:	2b47      	cmp	r3, #71	; 0x47
  40312e:	4607      	mov	r7, r0
  403130:	d109      	bne.n	403146 <_printf_float+0x11a>
  403132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403134:	1cd8      	adds	r0, r3, #3
  403136:	db02      	blt.n	40313e <_printf_float+0x112>
  403138:	6862      	ldr	r2, [r4, #4]
  40313a:	4293      	cmp	r3, r2
  40313c:	dd59      	ble.n	4031f2 <_printf_float+0x1c6>
  40313e:	f1a8 0802 	sub.w	r8, r8, #2
  403142:	fa5f f888 	uxtb.w	r8, r8
  403146:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40314a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40314c:	d836      	bhi.n	4031bc <_printf_float+0x190>
  40314e:	3901      	subs	r1, #1
  403150:	4642      	mov	r2, r8
  403152:	f104 0050 	add.w	r0, r4, #80	; 0x50
  403156:	910d      	str	r1, [sp, #52]	; 0x34
  403158:	f7ff ff32 	bl	402fc0 <__exponent>
  40315c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40315e:	1883      	adds	r3, r0, r2
  403160:	2a01      	cmp	r2, #1
  403162:	4681      	mov	r9, r0
  403164:	6123      	str	r3, [r4, #16]
  403166:	dc02      	bgt.n	40316e <_printf_float+0x142>
  403168:	6822      	ldr	r2, [r4, #0]
  40316a:	07d1      	lsls	r1, r2, #31
  40316c:	d501      	bpl.n	403172 <_printf_float+0x146>
  40316e:	3301      	adds	r3, #1
  403170:	6123      	str	r3, [r4, #16]
  403172:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  403176:	2b00      	cmp	r3, #0
  403178:	d0aa      	beq.n	4030d0 <_printf_float+0xa4>
  40317a:	232d      	movs	r3, #45	; 0x2d
  40317c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403180:	e7a6      	b.n	4030d0 <_printf_float+0xa4>
  403182:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  403186:	d002      	beq.n	40318e <_printf_float+0x162>
  403188:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40318c:	d1b9      	bne.n	403102 <_printf_float+0xd6>
  40318e:	b19a      	cbz	r2, 4031b8 <_printf_float+0x18c>
  403190:	2100      	movs	r1, #0
  403192:	9106      	str	r1, [sp, #24]
  403194:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  403198:	e88d 000c 	stmia.w	sp, {r2, r3}
  40319c:	6023      	str	r3, [r4, #0]
  40319e:	9005      	str	r0, [sp, #20]
  4031a0:	463a      	mov	r2, r7
  4031a2:	f8cd 8010 	str.w	r8, [sp, #16]
  4031a6:	f8cd e00c 	str.w	lr, [sp, #12]
  4031aa:	9102      	str	r1, [sp, #8]
  4031ac:	464b      	mov	r3, r9
  4031ae:	4628      	mov	r0, r5
  4031b0:	f7ff feaa 	bl	402f08 <__cvt>
  4031b4:	4607      	mov	r7, r0
  4031b6:	e7bc      	b.n	403132 <_printf_float+0x106>
  4031b8:	2201      	movs	r2, #1
  4031ba:	e7a1      	b.n	403100 <_printf_float+0xd4>
  4031bc:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4031c0:	d119      	bne.n	4031f6 <_printf_float+0x1ca>
  4031c2:	2900      	cmp	r1, #0
  4031c4:	6863      	ldr	r3, [r4, #4]
  4031c6:	dd0c      	ble.n	4031e2 <_printf_float+0x1b6>
  4031c8:	6121      	str	r1, [r4, #16]
  4031ca:	b913      	cbnz	r3, 4031d2 <_printf_float+0x1a6>
  4031cc:	6822      	ldr	r2, [r4, #0]
  4031ce:	07d2      	lsls	r2, r2, #31
  4031d0:	d502      	bpl.n	4031d8 <_printf_float+0x1ac>
  4031d2:	3301      	adds	r3, #1
  4031d4:	440b      	add	r3, r1
  4031d6:	6123      	str	r3, [r4, #16]
  4031d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031da:	65a3      	str	r3, [r4, #88]	; 0x58
  4031dc:	f04f 0900 	mov.w	r9, #0
  4031e0:	e7c7      	b.n	403172 <_printf_float+0x146>
  4031e2:	b913      	cbnz	r3, 4031ea <_printf_float+0x1be>
  4031e4:	6822      	ldr	r2, [r4, #0]
  4031e6:	07d0      	lsls	r0, r2, #31
  4031e8:	d501      	bpl.n	4031ee <_printf_float+0x1c2>
  4031ea:	3302      	adds	r3, #2
  4031ec:	e7f3      	b.n	4031d6 <_printf_float+0x1aa>
  4031ee:	2301      	movs	r3, #1
  4031f0:	e7f1      	b.n	4031d6 <_printf_float+0x1aa>
  4031f2:	f04f 0867 	mov.w	r8, #103	; 0x67
  4031f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031fa:	4293      	cmp	r3, r2
  4031fc:	db05      	blt.n	40320a <_printf_float+0x1de>
  4031fe:	6822      	ldr	r2, [r4, #0]
  403200:	6123      	str	r3, [r4, #16]
  403202:	07d1      	lsls	r1, r2, #31
  403204:	d5e8      	bpl.n	4031d8 <_printf_float+0x1ac>
  403206:	3301      	adds	r3, #1
  403208:	e7e5      	b.n	4031d6 <_printf_float+0x1aa>
  40320a:	2b00      	cmp	r3, #0
  40320c:	bfd4      	ite	le
  40320e:	f1c3 0302 	rsble	r3, r3, #2
  403212:	2301      	movgt	r3, #1
  403214:	4413      	add	r3, r2
  403216:	e7de      	b.n	4031d6 <_printf_float+0x1aa>
  403218:	6823      	ldr	r3, [r4, #0]
  40321a:	055a      	lsls	r2, r3, #21
  40321c:	d407      	bmi.n	40322e <_printf_float+0x202>
  40321e:	6923      	ldr	r3, [r4, #16]
  403220:	463a      	mov	r2, r7
  403222:	4659      	mov	r1, fp
  403224:	4628      	mov	r0, r5
  403226:	47b0      	blx	r6
  403228:	3001      	adds	r0, #1
  40322a:	d12a      	bne.n	403282 <_printf_float+0x256>
  40322c:	e75a      	b.n	4030e4 <_printf_float+0xb8>
  40322e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403232:	f240 80dc 	bls.w	4033ee <_printf_float+0x3c2>
  403236:	2200      	movs	r2, #0
  403238:	2300      	movs	r3, #0
  40323a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40323e:	f003 fa61 	bl	406704 <__aeabi_dcmpeq>
  403242:	2800      	cmp	r0, #0
  403244:	d039      	beq.n	4032ba <_printf_float+0x28e>
  403246:	2301      	movs	r3, #1
  403248:	4a36      	ldr	r2, [pc, #216]	; (403324 <_printf_float+0x2f8>)
  40324a:	4659      	mov	r1, fp
  40324c:	4628      	mov	r0, r5
  40324e:	47b0      	blx	r6
  403250:	3001      	adds	r0, #1
  403252:	f43f af47 	beq.w	4030e4 <_printf_float+0xb8>
  403256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403258:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40325a:	429a      	cmp	r2, r3
  40325c:	db02      	blt.n	403264 <_printf_float+0x238>
  40325e:	6823      	ldr	r3, [r4, #0]
  403260:	07d8      	lsls	r0, r3, #31
  403262:	d50e      	bpl.n	403282 <_printf_float+0x256>
  403264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403266:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403268:	4659      	mov	r1, fp
  40326a:	4628      	mov	r0, r5
  40326c:	47b0      	blx	r6
  40326e:	3001      	adds	r0, #1
  403270:	f43f af38 	beq.w	4030e4 <_printf_float+0xb8>
  403274:	2700      	movs	r7, #0
  403276:	f104 081a 	add.w	r8, r4, #26
  40327a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40327c:	3b01      	subs	r3, #1
  40327e:	429f      	cmp	r7, r3
  403280:	db11      	blt.n	4032a6 <_printf_float+0x27a>
  403282:	6823      	ldr	r3, [r4, #0]
  403284:	079f      	lsls	r7, r3, #30
  403286:	d508      	bpl.n	40329a <_printf_float+0x26e>
  403288:	2700      	movs	r7, #0
  40328a:	f104 0819 	add.w	r8, r4, #25
  40328e:	68e3      	ldr	r3, [r4, #12]
  403290:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403292:	1a9b      	subs	r3, r3, r2
  403294:	429f      	cmp	r7, r3
  403296:	f2c0 80e7 	blt.w	403468 <_printf_float+0x43c>
  40329a:	68e0      	ldr	r0, [r4, #12]
  40329c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40329e:	4298      	cmp	r0, r3
  4032a0:	bfb8      	it	lt
  4032a2:	4618      	movlt	r0, r3
  4032a4:	e720      	b.n	4030e8 <_printf_float+0xbc>
  4032a6:	2301      	movs	r3, #1
  4032a8:	4642      	mov	r2, r8
  4032aa:	4659      	mov	r1, fp
  4032ac:	4628      	mov	r0, r5
  4032ae:	47b0      	blx	r6
  4032b0:	3001      	adds	r0, #1
  4032b2:	f43f af17 	beq.w	4030e4 <_printf_float+0xb8>
  4032b6:	3701      	adds	r7, #1
  4032b8:	e7df      	b.n	40327a <_printf_float+0x24e>
  4032ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4032bc:	2b00      	cmp	r3, #0
  4032be:	dc33      	bgt.n	403328 <_printf_float+0x2fc>
  4032c0:	2301      	movs	r3, #1
  4032c2:	4a18      	ldr	r2, [pc, #96]	; (403324 <_printf_float+0x2f8>)
  4032c4:	4659      	mov	r1, fp
  4032c6:	4628      	mov	r0, r5
  4032c8:	47b0      	blx	r6
  4032ca:	3001      	adds	r0, #1
  4032cc:	f43f af0a 	beq.w	4030e4 <_printf_float+0xb8>
  4032d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4032d2:	b923      	cbnz	r3, 4032de <_printf_float+0x2b2>
  4032d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032d6:	b913      	cbnz	r3, 4032de <_printf_float+0x2b2>
  4032d8:	6823      	ldr	r3, [r4, #0]
  4032da:	07d9      	lsls	r1, r3, #31
  4032dc:	d5d1      	bpl.n	403282 <_printf_float+0x256>
  4032de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4032e2:	4659      	mov	r1, fp
  4032e4:	4628      	mov	r0, r5
  4032e6:	47b0      	blx	r6
  4032e8:	3001      	adds	r0, #1
  4032ea:	f43f aefb 	beq.w	4030e4 <_printf_float+0xb8>
  4032ee:	f04f 0800 	mov.w	r8, #0
  4032f2:	f104 091a 	add.w	r9, r4, #26
  4032f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4032f8:	425b      	negs	r3, r3
  4032fa:	4598      	cmp	r8, r3
  4032fc:	db01      	blt.n	403302 <_printf_float+0x2d6>
  4032fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403300:	e78e      	b.n	403220 <_printf_float+0x1f4>
  403302:	2301      	movs	r3, #1
  403304:	464a      	mov	r2, r9
  403306:	4659      	mov	r1, fp
  403308:	4628      	mov	r0, r5
  40330a:	47b0      	blx	r6
  40330c:	3001      	adds	r0, #1
  40330e:	f43f aee9 	beq.w	4030e4 <_printf_float+0xb8>
  403312:	f108 0801 	add.w	r8, r8, #1
  403316:	e7ee      	b.n	4032f6 <_printf_float+0x2ca>
  403318:	7fefffff 	.word	0x7fefffff
  40331c:	00406bfc 	.word	0x00406bfc
  403320:	00406c00 	.word	0x00406c00
  403324:	00406d72 	.word	0x00406d72
  403328:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40332a:	6da3      	ldr	r3, [r4, #88]	; 0x58
  40332c:	429a      	cmp	r2, r3
  40332e:	bfa8      	it	ge
  403330:	461a      	movge	r2, r3
  403332:	2a00      	cmp	r2, #0
  403334:	4690      	mov	r8, r2
  403336:	dc36      	bgt.n	4033a6 <_printf_float+0x37a>
  403338:	f104 031a 	add.w	r3, r4, #26
  40333c:	f04f 0a00 	mov.w	sl, #0
  403340:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  403344:	930b      	str	r3, [sp, #44]	; 0x2c
  403346:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  40334a:	eba9 0308 	sub.w	r3, r9, r8
  40334e:	459a      	cmp	sl, r3
  403350:	db31      	blt.n	4033b6 <_printf_float+0x38a>
  403352:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403354:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403356:	429a      	cmp	r2, r3
  403358:	db38      	blt.n	4033cc <_printf_float+0x3a0>
  40335a:	6823      	ldr	r3, [r4, #0]
  40335c:	07da      	lsls	r2, r3, #31
  40335e:	d435      	bmi.n	4033cc <_printf_float+0x3a0>
  403360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403362:	990d      	ldr	r1, [sp, #52]	; 0x34
  403364:	eba3 0209 	sub.w	r2, r3, r9
  403368:	eba3 0801 	sub.w	r8, r3, r1
  40336c:	4590      	cmp	r8, r2
  40336e:	bfa8      	it	ge
  403370:	4690      	movge	r8, r2
  403372:	f1b8 0f00 	cmp.w	r8, #0
  403376:	dc31      	bgt.n	4033dc <_printf_float+0x3b0>
  403378:	2700      	movs	r7, #0
  40337a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40337e:	f104 091a 	add.w	r9, r4, #26
  403382:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403384:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403386:	1a9b      	subs	r3, r3, r2
  403388:	eba3 0308 	sub.w	r3, r3, r8
  40338c:	429f      	cmp	r7, r3
  40338e:	f6bf af78 	bge.w	403282 <_printf_float+0x256>
  403392:	2301      	movs	r3, #1
  403394:	464a      	mov	r2, r9
  403396:	4659      	mov	r1, fp
  403398:	4628      	mov	r0, r5
  40339a:	47b0      	blx	r6
  40339c:	3001      	adds	r0, #1
  40339e:	f43f aea1 	beq.w	4030e4 <_printf_float+0xb8>
  4033a2:	3701      	adds	r7, #1
  4033a4:	e7ed      	b.n	403382 <_printf_float+0x356>
  4033a6:	4613      	mov	r3, r2
  4033a8:	4659      	mov	r1, fp
  4033aa:	463a      	mov	r2, r7
  4033ac:	4628      	mov	r0, r5
  4033ae:	47b0      	blx	r6
  4033b0:	3001      	adds	r0, #1
  4033b2:	d1c1      	bne.n	403338 <_printf_float+0x30c>
  4033b4:	e696      	b.n	4030e4 <_printf_float+0xb8>
  4033b6:	2301      	movs	r3, #1
  4033b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033ba:	4659      	mov	r1, fp
  4033bc:	4628      	mov	r0, r5
  4033be:	47b0      	blx	r6
  4033c0:	3001      	adds	r0, #1
  4033c2:	f43f ae8f 	beq.w	4030e4 <_printf_float+0xb8>
  4033c6:	f10a 0a01 	add.w	sl, sl, #1
  4033ca:	e7bc      	b.n	403346 <_printf_float+0x31a>
  4033cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4033d0:	4659      	mov	r1, fp
  4033d2:	4628      	mov	r0, r5
  4033d4:	47b0      	blx	r6
  4033d6:	3001      	adds	r0, #1
  4033d8:	d1c2      	bne.n	403360 <_printf_float+0x334>
  4033da:	e683      	b.n	4030e4 <_printf_float+0xb8>
  4033dc:	4643      	mov	r3, r8
  4033de:	eb07 0209 	add.w	r2, r7, r9
  4033e2:	4659      	mov	r1, fp
  4033e4:	4628      	mov	r0, r5
  4033e6:	47b0      	blx	r6
  4033e8:	3001      	adds	r0, #1
  4033ea:	d1c5      	bne.n	403378 <_printf_float+0x34c>
  4033ec:	e67a      	b.n	4030e4 <_printf_float+0xb8>
  4033ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4033f0:	2a01      	cmp	r2, #1
  4033f2:	dc01      	bgt.n	4033f8 <_printf_float+0x3cc>
  4033f4:	07db      	lsls	r3, r3, #31
  4033f6:	d534      	bpl.n	403462 <_printf_float+0x436>
  4033f8:	2301      	movs	r3, #1
  4033fa:	463a      	mov	r2, r7
  4033fc:	4659      	mov	r1, fp
  4033fe:	4628      	mov	r0, r5
  403400:	47b0      	blx	r6
  403402:	3001      	adds	r0, #1
  403404:	f43f ae6e 	beq.w	4030e4 <_printf_float+0xb8>
  403408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40340a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40340c:	4659      	mov	r1, fp
  40340e:	4628      	mov	r0, r5
  403410:	47b0      	blx	r6
  403412:	3001      	adds	r0, #1
  403414:	f43f ae66 	beq.w	4030e4 <_printf_float+0xb8>
  403418:	2200      	movs	r2, #0
  40341a:	2300      	movs	r3, #0
  40341c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  403420:	f003 f970 	bl	406704 <__aeabi_dcmpeq>
  403424:	b150      	cbz	r0, 40343c <_printf_float+0x410>
  403426:	2700      	movs	r7, #0
  403428:	f104 081a 	add.w	r8, r4, #26
  40342c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40342e:	3b01      	subs	r3, #1
  403430:	429f      	cmp	r7, r3
  403432:	db0c      	blt.n	40344e <_printf_float+0x422>
  403434:	464b      	mov	r3, r9
  403436:	f104 0250 	add.w	r2, r4, #80	; 0x50
  40343a:	e6f2      	b.n	403222 <_printf_float+0x1f6>
  40343c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40343e:	1c7a      	adds	r2, r7, #1
  403440:	3b01      	subs	r3, #1
  403442:	4659      	mov	r1, fp
  403444:	4628      	mov	r0, r5
  403446:	47b0      	blx	r6
  403448:	3001      	adds	r0, #1
  40344a:	d1f3      	bne.n	403434 <_printf_float+0x408>
  40344c:	e64a      	b.n	4030e4 <_printf_float+0xb8>
  40344e:	2301      	movs	r3, #1
  403450:	4642      	mov	r2, r8
  403452:	4659      	mov	r1, fp
  403454:	4628      	mov	r0, r5
  403456:	47b0      	blx	r6
  403458:	3001      	adds	r0, #1
  40345a:	f43f ae43 	beq.w	4030e4 <_printf_float+0xb8>
  40345e:	3701      	adds	r7, #1
  403460:	e7e4      	b.n	40342c <_printf_float+0x400>
  403462:	2301      	movs	r3, #1
  403464:	463a      	mov	r2, r7
  403466:	e7ec      	b.n	403442 <_printf_float+0x416>
  403468:	2301      	movs	r3, #1
  40346a:	4642      	mov	r2, r8
  40346c:	4659      	mov	r1, fp
  40346e:	4628      	mov	r0, r5
  403470:	47b0      	blx	r6
  403472:	3001      	adds	r0, #1
  403474:	f43f ae36 	beq.w	4030e4 <_printf_float+0xb8>
  403478:	3701      	adds	r7, #1
  40347a:	e708      	b.n	40328e <_printf_float+0x262>
  40347c:	463a      	mov	r2, r7
  40347e:	464b      	mov	r3, r9
  403480:	4638      	mov	r0, r7
  403482:	4649      	mov	r1, r9
  403484:	f003 f970 	bl	406768 <__aeabi_dcmpun>
  403488:	2800      	cmp	r0, #0
  40348a:	f43f ae30 	beq.w	4030ee <_printf_float+0xc2>
  40348e:	4b01      	ldr	r3, [pc, #4]	; (403494 <_printf_float+0x468>)
  403490:	4f01      	ldr	r7, [pc, #4]	; (403498 <_printf_float+0x46c>)
  403492:	e612      	b.n	4030ba <_printf_float+0x8e>
  403494:	00406c04 	.word	0x00406c04
  403498:	00406c08 	.word	0x00406c08

0040349c <_printf_common>:
  40349c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4034a0:	4691      	mov	r9, r2
  4034a2:	461f      	mov	r7, r3
  4034a4:	688a      	ldr	r2, [r1, #8]
  4034a6:	690b      	ldr	r3, [r1, #16]
  4034a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4034ac:	4293      	cmp	r3, r2
  4034ae:	bfb8      	it	lt
  4034b0:	4613      	movlt	r3, r2
  4034b2:	f8c9 3000 	str.w	r3, [r9]
  4034b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4034ba:	4606      	mov	r6, r0
  4034bc:	460c      	mov	r4, r1
  4034be:	b112      	cbz	r2, 4034c6 <_printf_common+0x2a>
  4034c0:	3301      	adds	r3, #1
  4034c2:	f8c9 3000 	str.w	r3, [r9]
  4034c6:	6823      	ldr	r3, [r4, #0]
  4034c8:	0699      	lsls	r1, r3, #26
  4034ca:	bf42      	ittt	mi
  4034cc:	f8d9 3000 	ldrmi.w	r3, [r9]
  4034d0:	3302      	addmi	r3, #2
  4034d2:	f8c9 3000 	strmi.w	r3, [r9]
  4034d6:	6825      	ldr	r5, [r4, #0]
  4034d8:	f015 0506 	ands.w	r5, r5, #6
  4034dc:	d107      	bne.n	4034ee <_printf_common+0x52>
  4034de:	f104 0a19 	add.w	sl, r4, #25
  4034e2:	68e3      	ldr	r3, [r4, #12]
  4034e4:	f8d9 2000 	ldr.w	r2, [r9]
  4034e8:	1a9b      	subs	r3, r3, r2
  4034ea:	429d      	cmp	r5, r3
  4034ec:	db29      	blt.n	403542 <_printf_common+0xa6>
  4034ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  4034f2:	6822      	ldr	r2, [r4, #0]
  4034f4:	3300      	adds	r3, #0
  4034f6:	bf18      	it	ne
  4034f8:	2301      	movne	r3, #1
  4034fa:	0692      	lsls	r2, r2, #26
  4034fc:	d42e      	bmi.n	40355c <_printf_common+0xc0>
  4034fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403502:	4639      	mov	r1, r7
  403504:	4630      	mov	r0, r6
  403506:	47c0      	blx	r8
  403508:	3001      	adds	r0, #1
  40350a:	d021      	beq.n	403550 <_printf_common+0xb4>
  40350c:	6823      	ldr	r3, [r4, #0]
  40350e:	68e5      	ldr	r5, [r4, #12]
  403510:	f8d9 2000 	ldr.w	r2, [r9]
  403514:	f003 0306 	and.w	r3, r3, #6
  403518:	2b04      	cmp	r3, #4
  40351a:	bf08      	it	eq
  40351c:	1aad      	subeq	r5, r5, r2
  40351e:	68a3      	ldr	r3, [r4, #8]
  403520:	6922      	ldr	r2, [r4, #16]
  403522:	bf0c      	ite	eq
  403524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  403528:	2500      	movne	r5, #0
  40352a:	4293      	cmp	r3, r2
  40352c:	bfc4      	itt	gt
  40352e:	1a9b      	subgt	r3, r3, r2
  403530:	18ed      	addgt	r5, r5, r3
  403532:	f04f 0900 	mov.w	r9, #0
  403536:	341a      	adds	r4, #26
  403538:	454d      	cmp	r5, r9
  40353a:	d11b      	bne.n	403574 <_printf_common+0xd8>
  40353c:	2000      	movs	r0, #0
  40353e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403542:	2301      	movs	r3, #1
  403544:	4652      	mov	r2, sl
  403546:	4639      	mov	r1, r7
  403548:	4630      	mov	r0, r6
  40354a:	47c0      	blx	r8
  40354c:	3001      	adds	r0, #1
  40354e:	d103      	bne.n	403558 <_printf_common+0xbc>
  403550:	f04f 30ff 	mov.w	r0, #4294967295
  403554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403558:	3501      	adds	r5, #1
  40355a:	e7c2      	b.n	4034e2 <_printf_common+0x46>
  40355c:	18e1      	adds	r1, r4, r3
  40355e:	1c5a      	adds	r2, r3, #1
  403560:	2030      	movs	r0, #48	; 0x30
  403562:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  403566:	4422      	add	r2, r4
  403568:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  40356c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403570:	3302      	adds	r3, #2
  403572:	e7c4      	b.n	4034fe <_printf_common+0x62>
  403574:	2301      	movs	r3, #1
  403576:	4622      	mov	r2, r4
  403578:	4639      	mov	r1, r7
  40357a:	4630      	mov	r0, r6
  40357c:	47c0      	blx	r8
  40357e:	3001      	adds	r0, #1
  403580:	d0e6      	beq.n	403550 <_printf_common+0xb4>
  403582:	f109 0901 	add.w	r9, r9, #1
  403586:	e7d7      	b.n	403538 <_printf_common+0x9c>

00403588 <_printf_i>:
  403588:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40358c:	4617      	mov	r7, r2
  40358e:	7e0a      	ldrb	r2, [r1, #24]
  403590:	b085      	sub	sp, #20
  403592:	2a6e      	cmp	r2, #110	; 0x6e
  403594:	4698      	mov	r8, r3
  403596:	4606      	mov	r6, r0
  403598:	460c      	mov	r4, r1
  40359a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40359c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  4035a0:	f000 80bc 	beq.w	40371c <_printf_i+0x194>
  4035a4:	d81a      	bhi.n	4035dc <_printf_i+0x54>
  4035a6:	2a63      	cmp	r2, #99	; 0x63
  4035a8:	d02e      	beq.n	403608 <_printf_i+0x80>
  4035aa:	d80a      	bhi.n	4035c2 <_printf_i+0x3a>
  4035ac:	2a00      	cmp	r2, #0
  4035ae:	f000 80c8 	beq.w	403742 <_printf_i+0x1ba>
  4035b2:	2a58      	cmp	r2, #88	; 0x58
  4035b4:	f000 808a 	beq.w	4036cc <_printf_i+0x144>
  4035b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4035bc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4035c0:	e02a      	b.n	403618 <_printf_i+0x90>
  4035c2:	2a64      	cmp	r2, #100	; 0x64
  4035c4:	d001      	beq.n	4035ca <_printf_i+0x42>
  4035c6:	2a69      	cmp	r2, #105	; 0x69
  4035c8:	d1f6      	bne.n	4035b8 <_printf_i+0x30>
  4035ca:	6821      	ldr	r1, [r4, #0]
  4035cc:	681a      	ldr	r2, [r3, #0]
  4035ce:	f011 0f80 	tst.w	r1, #128	; 0x80
  4035d2:	d023      	beq.n	40361c <_printf_i+0x94>
  4035d4:	1d11      	adds	r1, r2, #4
  4035d6:	6019      	str	r1, [r3, #0]
  4035d8:	6813      	ldr	r3, [r2, #0]
  4035da:	e027      	b.n	40362c <_printf_i+0xa4>
  4035dc:	2a73      	cmp	r2, #115	; 0x73
  4035de:	f000 80b4 	beq.w	40374a <_printf_i+0x1c2>
  4035e2:	d808      	bhi.n	4035f6 <_printf_i+0x6e>
  4035e4:	2a6f      	cmp	r2, #111	; 0x6f
  4035e6:	d02a      	beq.n	40363e <_printf_i+0xb6>
  4035e8:	2a70      	cmp	r2, #112	; 0x70
  4035ea:	d1e5      	bne.n	4035b8 <_printf_i+0x30>
  4035ec:	680a      	ldr	r2, [r1, #0]
  4035ee:	f042 0220 	orr.w	r2, r2, #32
  4035f2:	600a      	str	r2, [r1, #0]
  4035f4:	e003      	b.n	4035fe <_printf_i+0x76>
  4035f6:	2a75      	cmp	r2, #117	; 0x75
  4035f8:	d021      	beq.n	40363e <_printf_i+0xb6>
  4035fa:	2a78      	cmp	r2, #120	; 0x78
  4035fc:	d1dc      	bne.n	4035b8 <_printf_i+0x30>
  4035fe:	2278      	movs	r2, #120	; 0x78
  403600:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  403604:	496e      	ldr	r1, [pc, #440]	; (4037c0 <_printf_i+0x238>)
  403606:	e064      	b.n	4036d2 <_printf_i+0x14a>
  403608:	681a      	ldr	r2, [r3, #0]
  40360a:	f101 0542 	add.w	r5, r1, #66	; 0x42
  40360e:	1d11      	adds	r1, r2, #4
  403610:	6019      	str	r1, [r3, #0]
  403612:	6813      	ldr	r3, [r2, #0]
  403614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403618:	2301      	movs	r3, #1
  40361a:	e0a3      	b.n	403764 <_printf_i+0x1dc>
  40361c:	f011 0f40 	tst.w	r1, #64	; 0x40
  403620:	f102 0104 	add.w	r1, r2, #4
  403624:	6019      	str	r1, [r3, #0]
  403626:	d0d7      	beq.n	4035d8 <_printf_i+0x50>
  403628:	f9b2 3000 	ldrsh.w	r3, [r2]
  40362c:	2b00      	cmp	r3, #0
  40362e:	da03      	bge.n	403638 <_printf_i+0xb0>
  403630:	222d      	movs	r2, #45	; 0x2d
  403632:	425b      	negs	r3, r3
  403634:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  403638:	4962      	ldr	r1, [pc, #392]	; (4037c4 <_printf_i+0x23c>)
  40363a:	220a      	movs	r2, #10
  40363c:	e017      	b.n	40366e <_printf_i+0xe6>
  40363e:	6820      	ldr	r0, [r4, #0]
  403640:	6819      	ldr	r1, [r3, #0]
  403642:	f010 0f80 	tst.w	r0, #128	; 0x80
  403646:	d003      	beq.n	403650 <_printf_i+0xc8>
  403648:	1d08      	adds	r0, r1, #4
  40364a:	6018      	str	r0, [r3, #0]
  40364c:	680b      	ldr	r3, [r1, #0]
  40364e:	e006      	b.n	40365e <_printf_i+0xd6>
  403650:	f010 0f40 	tst.w	r0, #64	; 0x40
  403654:	f101 0004 	add.w	r0, r1, #4
  403658:	6018      	str	r0, [r3, #0]
  40365a:	d0f7      	beq.n	40364c <_printf_i+0xc4>
  40365c:	880b      	ldrh	r3, [r1, #0]
  40365e:	4959      	ldr	r1, [pc, #356]	; (4037c4 <_printf_i+0x23c>)
  403660:	2a6f      	cmp	r2, #111	; 0x6f
  403662:	bf14      	ite	ne
  403664:	220a      	movne	r2, #10
  403666:	2208      	moveq	r2, #8
  403668:	2000      	movs	r0, #0
  40366a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  40366e:	6865      	ldr	r5, [r4, #4]
  403670:	60a5      	str	r5, [r4, #8]
  403672:	2d00      	cmp	r5, #0
  403674:	f2c0 809c 	blt.w	4037b0 <_printf_i+0x228>
  403678:	6820      	ldr	r0, [r4, #0]
  40367a:	f020 0004 	bic.w	r0, r0, #4
  40367e:	6020      	str	r0, [r4, #0]
  403680:	2b00      	cmp	r3, #0
  403682:	d13f      	bne.n	403704 <_printf_i+0x17c>
  403684:	2d00      	cmp	r5, #0
  403686:	f040 8095 	bne.w	4037b4 <_printf_i+0x22c>
  40368a:	4675      	mov	r5, lr
  40368c:	2a08      	cmp	r2, #8
  40368e:	d10b      	bne.n	4036a8 <_printf_i+0x120>
  403690:	6823      	ldr	r3, [r4, #0]
  403692:	07da      	lsls	r2, r3, #31
  403694:	d508      	bpl.n	4036a8 <_printf_i+0x120>
  403696:	6923      	ldr	r3, [r4, #16]
  403698:	6862      	ldr	r2, [r4, #4]
  40369a:	429a      	cmp	r2, r3
  40369c:	bfde      	ittt	le
  40369e:	2330      	movle	r3, #48	; 0x30
  4036a0:	f805 3c01 	strble.w	r3, [r5, #-1]
  4036a4:	f105 35ff 	addle.w	r5, r5, #4294967295
  4036a8:	ebae 0305 	sub.w	r3, lr, r5
  4036ac:	6123      	str	r3, [r4, #16]
  4036ae:	f8cd 8000 	str.w	r8, [sp]
  4036b2:	463b      	mov	r3, r7
  4036b4:	aa03      	add	r2, sp, #12
  4036b6:	4621      	mov	r1, r4
  4036b8:	4630      	mov	r0, r6
  4036ba:	f7ff feef 	bl	40349c <_printf_common>
  4036be:	3001      	adds	r0, #1
  4036c0:	d155      	bne.n	40376e <_printf_i+0x1e6>
  4036c2:	f04f 30ff 	mov.w	r0, #4294967295
  4036c6:	b005      	add	sp, #20
  4036c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4036cc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  4036d0:	493c      	ldr	r1, [pc, #240]	; (4037c4 <_printf_i+0x23c>)
  4036d2:	6822      	ldr	r2, [r4, #0]
  4036d4:	6818      	ldr	r0, [r3, #0]
  4036d6:	f012 0f80 	tst.w	r2, #128	; 0x80
  4036da:	f100 0504 	add.w	r5, r0, #4
  4036de:	601d      	str	r5, [r3, #0]
  4036e0:	d001      	beq.n	4036e6 <_printf_i+0x15e>
  4036e2:	6803      	ldr	r3, [r0, #0]
  4036e4:	e002      	b.n	4036ec <_printf_i+0x164>
  4036e6:	0655      	lsls	r5, r2, #25
  4036e8:	d5fb      	bpl.n	4036e2 <_printf_i+0x15a>
  4036ea:	8803      	ldrh	r3, [r0, #0]
  4036ec:	07d0      	lsls	r0, r2, #31
  4036ee:	bf44      	itt	mi
  4036f0:	f042 0220 	orrmi.w	r2, r2, #32
  4036f4:	6022      	strmi	r2, [r4, #0]
  4036f6:	b91b      	cbnz	r3, 403700 <_printf_i+0x178>
  4036f8:	6822      	ldr	r2, [r4, #0]
  4036fa:	f022 0220 	bic.w	r2, r2, #32
  4036fe:	6022      	str	r2, [r4, #0]
  403700:	2210      	movs	r2, #16
  403702:	e7b1      	b.n	403668 <_printf_i+0xe0>
  403704:	4675      	mov	r5, lr
  403706:	fbb3 f0f2 	udiv	r0, r3, r2
  40370a:	fb02 3310 	mls	r3, r2, r0, r3
  40370e:	5ccb      	ldrb	r3, [r1, r3]
  403710:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403714:	4603      	mov	r3, r0
  403716:	2800      	cmp	r0, #0
  403718:	d1f5      	bne.n	403706 <_printf_i+0x17e>
  40371a:	e7b7      	b.n	40368c <_printf_i+0x104>
  40371c:	6808      	ldr	r0, [r1, #0]
  40371e:	681a      	ldr	r2, [r3, #0]
  403720:	6949      	ldr	r1, [r1, #20]
  403722:	f010 0f80 	tst.w	r0, #128	; 0x80
  403726:	d004      	beq.n	403732 <_printf_i+0x1aa>
  403728:	1d10      	adds	r0, r2, #4
  40372a:	6018      	str	r0, [r3, #0]
  40372c:	6813      	ldr	r3, [r2, #0]
  40372e:	6019      	str	r1, [r3, #0]
  403730:	e007      	b.n	403742 <_printf_i+0x1ba>
  403732:	f010 0f40 	tst.w	r0, #64	; 0x40
  403736:	f102 0004 	add.w	r0, r2, #4
  40373a:	6018      	str	r0, [r3, #0]
  40373c:	6813      	ldr	r3, [r2, #0]
  40373e:	d0f6      	beq.n	40372e <_printf_i+0x1a6>
  403740:	8019      	strh	r1, [r3, #0]
  403742:	2300      	movs	r3, #0
  403744:	6123      	str	r3, [r4, #16]
  403746:	4675      	mov	r5, lr
  403748:	e7b1      	b.n	4036ae <_printf_i+0x126>
  40374a:	681a      	ldr	r2, [r3, #0]
  40374c:	1d11      	adds	r1, r2, #4
  40374e:	6019      	str	r1, [r3, #0]
  403750:	6815      	ldr	r5, [r2, #0]
  403752:	6862      	ldr	r2, [r4, #4]
  403754:	2100      	movs	r1, #0
  403756:	4628      	mov	r0, r5
  403758:	f001 f88a 	bl	404870 <memchr>
  40375c:	b108      	cbz	r0, 403762 <_printf_i+0x1da>
  40375e:	1b40      	subs	r0, r0, r5
  403760:	6060      	str	r0, [r4, #4]
  403762:	6863      	ldr	r3, [r4, #4]
  403764:	6123      	str	r3, [r4, #16]
  403766:	2300      	movs	r3, #0
  403768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  40376c:	e79f      	b.n	4036ae <_printf_i+0x126>
  40376e:	6923      	ldr	r3, [r4, #16]
  403770:	462a      	mov	r2, r5
  403772:	4639      	mov	r1, r7
  403774:	4630      	mov	r0, r6
  403776:	47c0      	blx	r8
  403778:	3001      	adds	r0, #1
  40377a:	d0a2      	beq.n	4036c2 <_printf_i+0x13a>
  40377c:	6823      	ldr	r3, [r4, #0]
  40377e:	079b      	lsls	r3, r3, #30
  403780:	d507      	bpl.n	403792 <_printf_i+0x20a>
  403782:	2500      	movs	r5, #0
  403784:	f104 0919 	add.w	r9, r4, #25
  403788:	68e3      	ldr	r3, [r4, #12]
  40378a:	9a03      	ldr	r2, [sp, #12]
  40378c:	1a9b      	subs	r3, r3, r2
  40378e:	429d      	cmp	r5, r3
  403790:	db05      	blt.n	40379e <_printf_i+0x216>
  403792:	68e0      	ldr	r0, [r4, #12]
  403794:	9b03      	ldr	r3, [sp, #12]
  403796:	4298      	cmp	r0, r3
  403798:	bfb8      	it	lt
  40379a:	4618      	movlt	r0, r3
  40379c:	e793      	b.n	4036c6 <_printf_i+0x13e>
  40379e:	2301      	movs	r3, #1
  4037a0:	464a      	mov	r2, r9
  4037a2:	4639      	mov	r1, r7
  4037a4:	4630      	mov	r0, r6
  4037a6:	47c0      	blx	r8
  4037a8:	3001      	adds	r0, #1
  4037aa:	d08a      	beq.n	4036c2 <_printf_i+0x13a>
  4037ac:	3501      	adds	r5, #1
  4037ae:	e7eb      	b.n	403788 <_printf_i+0x200>
  4037b0:	2b00      	cmp	r3, #0
  4037b2:	d1a7      	bne.n	403704 <_printf_i+0x17c>
  4037b4:	780b      	ldrb	r3, [r1, #0]
  4037b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4037ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4037be:	e765      	b.n	40368c <_printf_i+0x104>
  4037c0:	00406c1d 	.word	0x00406c1d
  4037c4:	00406c0c 	.word	0x00406c0c

004037c8 <iprintf>:
  4037c8:	b40f      	push	{r0, r1, r2, r3}
  4037ca:	4b0a      	ldr	r3, [pc, #40]	; (4037f4 <iprintf+0x2c>)
  4037cc:	b513      	push	{r0, r1, r4, lr}
  4037ce:	681c      	ldr	r4, [r3, #0]
  4037d0:	b124      	cbz	r4, 4037dc <iprintf+0x14>
  4037d2:	69a3      	ldr	r3, [r4, #24]
  4037d4:	b913      	cbnz	r3, 4037dc <iprintf+0x14>
  4037d6:	4620      	mov	r0, r4
  4037d8:	f7ff fa0c 	bl	402bf4 <__sinit>
  4037dc:	ab05      	add	r3, sp, #20
  4037de:	9a04      	ldr	r2, [sp, #16]
  4037e0:	68a1      	ldr	r1, [r4, #8]
  4037e2:	9301      	str	r3, [sp, #4]
  4037e4:	4620      	mov	r0, r4
  4037e6:	f001 fb9b 	bl	404f20 <_vfiprintf_r>
  4037ea:	b002      	add	sp, #8
  4037ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4037f0:	b004      	add	sp, #16
  4037f2:	4770      	bx	lr
  4037f4:	2000009c 	.word	0x2000009c

004037f8 <_sbrk_r>:
  4037f8:	b538      	push	{r3, r4, r5, lr}
  4037fa:	4c06      	ldr	r4, [pc, #24]	; (403814 <_sbrk_r+0x1c>)
  4037fc:	2300      	movs	r3, #0
  4037fe:	4605      	mov	r5, r0
  403800:	4608      	mov	r0, r1
  403802:	6023      	str	r3, [r4, #0]
  403804:	f7fd ff18 	bl	401638 <_sbrk>
  403808:	1c43      	adds	r3, r0, #1
  40380a:	d102      	bne.n	403812 <_sbrk_r+0x1a>
  40380c:	6823      	ldr	r3, [r4, #0]
  40380e:	b103      	cbz	r3, 403812 <_sbrk_r+0x1a>
  403810:	602b      	str	r3, [r5, #0]
  403812:	bd38      	pop	{r3, r4, r5, pc}
  403814:	20000424 	.word	0x20000424

00403818 <iscanf>:
  403818:	b40f      	push	{r0, r1, r2, r3}
  40381a:	4b0a      	ldr	r3, [pc, #40]	; (403844 <iscanf+0x2c>)
  40381c:	b513      	push	{r0, r1, r4, lr}
  40381e:	681c      	ldr	r4, [r3, #0]
  403820:	b124      	cbz	r4, 40382c <iscanf+0x14>
  403822:	69a3      	ldr	r3, [r4, #24]
  403824:	b913      	cbnz	r3, 40382c <iscanf+0x14>
  403826:	4620      	mov	r0, r4
  403828:	f7ff f9e4 	bl	402bf4 <__sinit>
  40382c:	ab05      	add	r3, sp, #20
  40382e:	9a04      	ldr	r2, [sp, #16]
  403830:	6861      	ldr	r1, [r4, #4]
  403832:	9301      	str	r3, [sp, #4]
  403834:	4620      	mov	r0, r4
  403836:	f001 fddd 	bl	4053f4 <_vfiscanf_r>
  40383a:	b002      	add	sp, #8
  40383c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403840:	b004      	add	sp, #16
  403842:	4770      	bx	lr
  403844:	2000009c 	.word	0x2000009c

00403848 <setbuf>:
  403848:	2900      	cmp	r1, #0
  40384a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40384e:	bf0c      	ite	eq
  403850:	2202      	moveq	r2, #2
  403852:	2200      	movne	r2, #0
  403854:	f000 b800 	b.w	403858 <setvbuf>

00403858 <setvbuf>:
  403858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40385c:	461d      	mov	r5, r3
  40385e:	4b51      	ldr	r3, [pc, #324]	; (4039a4 <setvbuf+0x14c>)
  403860:	681e      	ldr	r6, [r3, #0]
  403862:	4604      	mov	r4, r0
  403864:	460f      	mov	r7, r1
  403866:	4690      	mov	r8, r2
  403868:	b126      	cbz	r6, 403874 <setvbuf+0x1c>
  40386a:	69b3      	ldr	r3, [r6, #24]
  40386c:	b913      	cbnz	r3, 403874 <setvbuf+0x1c>
  40386e:	4630      	mov	r0, r6
  403870:	f7ff f9c0 	bl	402bf4 <__sinit>
  403874:	4b4c      	ldr	r3, [pc, #304]	; (4039a8 <setvbuf+0x150>)
  403876:	429c      	cmp	r4, r3
  403878:	d152      	bne.n	403920 <setvbuf+0xc8>
  40387a:	6874      	ldr	r4, [r6, #4]
  40387c:	f1b8 0f02 	cmp.w	r8, #2
  403880:	d006      	beq.n	403890 <setvbuf+0x38>
  403882:	f1b8 0f01 	cmp.w	r8, #1
  403886:	f200 8089 	bhi.w	40399c <setvbuf+0x144>
  40388a:	2d00      	cmp	r5, #0
  40388c:	f2c0 8086 	blt.w	40399c <setvbuf+0x144>
  403890:	4621      	mov	r1, r4
  403892:	4630      	mov	r0, r6
  403894:	f7ff f932 	bl	402afc <_fflush_r>
  403898:	6b61      	ldr	r1, [r4, #52]	; 0x34
  40389a:	b141      	cbz	r1, 4038ae <setvbuf+0x56>
  40389c:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4038a0:	4299      	cmp	r1, r3
  4038a2:	d002      	beq.n	4038aa <setvbuf+0x52>
  4038a4:	4630      	mov	r0, r6
  4038a6:	f7ff fa83 	bl	402db0 <_free_r>
  4038aa:	2300      	movs	r3, #0
  4038ac:	6363      	str	r3, [r4, #52]	; 0x34
  4038ae:	2300      	movs	r3, #0
  4038b0:	61a3      	str	r3, [r4, #24]
  4038b2:	6063      	str	r3, [r4, #4]
  4038b4:	89a3      	ldrh	r3, [r4, #12]
  4038b6:	061b      	lsls	r3, r3, #24
  4038b8:	d503      	bpl.n	4038c2 <setvbuf+0x6a>
  4038ba:	6921      	ldr	r1, [r4, #16]
  4038bc:	4630      	mov	r0, r6
  4038be:	f7ff fa77 	bl	402db0 <_free_r>
  4038c2:	89a3      	ldrh	r3, [r4, #12]
  4038c4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4038c8:	f023 0303 	bic.w	r3, r3, #3
  4038cc:	f1b8 0f02 	cmp.w	r8, #2
  4038d0:	81a3      	strh	r3, [r4, #12]
  4038d2:	d05d      	beq.n	403990 <setvbuf+0x138>
  4038d4:	ab01      	add	r3, sp, #4
  4038d6:	466a      	mov	r2, sp
  4038d8:	4621      	mov	r1, r4
  4038da:	4630      	mov	r0, r6
  4038dc:	f000 ff56 	bl	40478c <__swhatbuf_r>
  4038e0:	89a3      	ldrh	r3, [r4, #12]
  4038e2:	4318      	orrs	r0, r3
  4038e4:	81a0      	strh	r0, [r4, #12]
  4038e6:	bb2d      	cbnz	r5, 403934 <setvbuf+0xdc>
  4038e8:	9d00      	ldr	r5, [sp, #0]
  4038ea:	4628      	mov	r0, r5
  4038ec:	f000 ffb2 	bl	404854 <malloc>
  4038f0:	4607      	mov	r7, r0
  4038f2:	2800      	cmp	r0, #0
  4038f4:	d14e      	bne.n	403994 <setvbuf+0x13c>
  4038f6:	f8dd 9000 	ldr.w	r9, [sp]
  4038fa:	45a9      	cmp	r9, r5
  4038fc:	d13c      	bne.n	403978 <setvbuf+0x120>
  4038fe:	f04f 30ff 	mov.w	r0, #4294967295
  403902:	89a3      	ldrh	r3, [r4, #12]
  403904:	f043 0302 	orr.w	r3, r3, #2
  403908:	81a3      	strh	r3, [r4, #12]
  40390a:	2300      	movs	r3, #0
  40390c:	60a3      	str	r3, [r4, #8]
  40390e:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403912:	6023      	str	r3, [r4, #0]
  403914:	6123      	str	r3, [r4, #16]
  403916:	2301      	movs	r3, #1
  403918:	6163      	str	r3, [r4, #20]
  40391a:	b003      	add	sp, #12
  40391c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403920:	4b22      	ldr	r3, [pc, #136]	; (4039ac <setvbuf+0x154>)
  403922:	429c      	cmp	r4, r3
  403924:	d101      	bne.n	40392a <setvbuf+0xd2>
  403926:	68b4      	ldr	r4, [r6, #8]
  403928:	e7a8      	b.n	40387c <setvbuf+0x24>
  40392a:	4b21      	ldr	r3, [pc, #132]	; (4039b0 <setvbuf+0x158>)
  40392c:	429c      	cmp	r4, r3
  40392e:	bf08      	it	eq
  403930:	68f4      	ldreq	r4, [r6, #12]
  403932:	e7a3      	b.n	40387c <setvbuf+0x24>
  403934:	2f00      	cmp	r7, #0
  403936:	d0d8      	beq.n	4038ea <setvbuf+0x92>
  403938:	69b3      	ldr	r3, [r6, #24]
  40393a:	b913      	cbnz	r3, 403942 <setvbuf+0xea>
  40393c:	4630      	mov	r0, r6
  40393e:	f7ff f959 	bl	402bf4 <__sinit>
  403942:	f1b8 0f01 	cmp.w	r8, #1
  403946:	bf08      	it	eq
  403948:	89a3      	ldrheq	r3, [r4, #12]
  40394a:	6027      	str	r7, [r4, #0]
  40394c:	bf04      	itt	eq
  40394e:	f043 0301 	orreq.w	r3, r3, #1
  403952:	81a3      	strheq	r3, [r4, #12]
  403954:	89a3      	ldrh	r3, [r4, #12]
  403956:	6127      	str	r7, [r4, #16]
  403958:	f013 0008 	ands.w	r0, r3, #8
  40395c:	6165      	str	r5, [r4, #20]
  40395e:	d01b      	beq.n	403998 <setvbuf+0x140>
  403960:	f013 0001 	ands.w	r0, r3, #1
  403964:	bf18      	it	ne
  403966:	426d      	negne	r5, r5
  403968:	f04f 0300 	mov.w	r3, #0
  40396c:	bf1d      	ittte	ne
  40396e:	60a3      	strne	r3, [r4, #8]
  403970:	61a5      	strne	r5, [r4, #24]
  403972:	4618      	movne	r0, r3
  403974:	60a5      	streq	r5, [r4, #8]
  403976:	e7d0      	b.n	40391a <setvbuf+0xc2>
  403978:	4648      	mov	r0, r9
  40397a:	f000 ff6b 	bl	404854 <malloc>
  40397e:	4607      	mov	r7, r0
  403980:	2800      	cmp	r0, #0
  403982:	d0bc      	beq.n	4038fe <setvbuf+0xa6>
  403984:	89a3      	ldrh	r3, [r4, #12]
  403986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40398a:	81a3      	strh	r3, [r4, #12]
  40398c:	464d      	mov	r5, r9
  40398e:	e7d3      	b.n	403938 <setvbuf+0xe0>
  403990:	2000      	movs	r0, #0
  403992:	e7b6      	b.n	403902 <setvbuf+0xaa>
  403994:	46a9      	mov	r9, r5
  403996:	e7f5      	b.n	403984 <setvbuf+0x12c>
  403998:	60a0      	str	r0, [r4, #8]
  40399a:	e7be      	b.n	40391a <setvbuf+0xc2>
  40399c:	f04f 30ff 	mov.w	r0, #4294967295
  4039a0:	e7bb      	b.n	40391a <setvbuf+0xc2>
  4039a2:	bf00      	nop
  4039a4:	2000009c 	.word	0x2000009c
  4039a8:	00406bb8 	.word	0x00406bb8
  4039ac:	00406bd8 	.word	0x00406bd8
  4039b0:	00406b98 	.word	0x00406b98

004039b4 <__sread>:
  4039b4:	b510      	push	{r4, lr}
  4039b6:	460c      	mov	r4, r1
  4039b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039bc:	f001 fe9a 	bl	4056f4 <_read_r>
  4039c0:	2800      	cmp	r0, #0
  4039c2:	bfab      	itete	ge
  4039c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  4039c6:	89a3      	ldrhlt	r3, [r4, #12]
  4039c8:	181b      	addge	r3, r3, r0
  4039ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  4039ce:	bfac      	ite	ge
  4039d0:	6563      	strge	r3, [r4, #84]	; 0x54
  4039d2:	81a3      	strhlt	r3, [r4, #12]
  4039d4:	bd10      	pop	{r4, pc}

004039d6 <__swrite>:
  4039d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039da:	461f      	mov	r7, r3
  4039dc:	898b      	ldrh	r3, [r1, #12]
  4039de:	05db      	lsls	r3, r3, #23
  4039e0:	4605      	mov	r5, r0
  4039e2:	460c      	mov	r4, r1
  4039e4:	4616      	mov	r6, r2
  4039e6:	d505      	bpl.n	4039f4 <__swrite+0x1e>
  4039e8:	2302      	movs	r3, #2
  4039ea:	2200      	movs	r2, #0
  4039ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039f0:	f000 feba 	bl	404768 <_lseek_r>
  4039f4:	89a3      	ldrh	r3, [r4, #12]
  4039f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4039fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4039fe:	81a3      	strh	r3, [r4, #12]
  403a00:	4632      	mov	r2, r6
  403a02:	463b      	mov	r3, r7
  403a04:	4628      	mov	r0, r5
  403a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a0a:	f000 b81f 	b.w	403a4c <_write_r>

00403a0e <__sseek>:
  403a0e:	b510      	push	{r4, lr}
  403a10:	460c      	mov	r4, r1
  403a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a16:	f000 fea7 	bl	404768 <_lseek_r>
  403a1a:	1c43      	adds	r3, r0, #1
  403a1c:	89a3      	ldrh	r3, [r4, #12]
  403a1e:	bf15      	itete	ne
  403a20:	6560      	strne	r0, [r4, #84]	; 0x54
  403a22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403a26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403a2a:	81a3      	strheq	r3, [r4, #12]
  403a2c:	bf18      	it	ne
  403a2e:	81a3      	strhne	r3, [r4, #12]
  403a30:	bd10      	pop	{r4, pc}

00403a32 <__sclose>:
  403a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a36:	f000 b81b 	b.w	403a70 <_close_r>

00403a3a <strlen>:
  403a3a:	4603      	mov	r3, r0
  403a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
  403a40:	2a00      	cmp	r2, #0
  403a42:	d1fb      	bne.n	403a3c <strlen+0x2>
  403a44:	1a18      	subs	r0, r3, r0
  403a46:	3801      	subs	r0, #1
  403a48:	4770      	bx	lr
	...

00403a4c <_write_r>:
  403a4c:	b538      	push	{r3, r4, r5, lr}
  403a4e:	4c07      	ldr	r4, [pc, #28]	; (403a6c <_write_r+0x20>)
  403a50:	4605      	mov	r5, r0
  403a52:	4608      	mov	r0, r1
  403a54:	4611      	mov	r1, r2
  403a56:	2200      	movs	r2, #0
  403a58:	6022      	str	r2, [r4, #0]
  403a5a:	461a      	mov	r2, r3
  403a5c:	f7fc ff32 	bl	4008c4 <_write>
  403a60:	1c43      	adds	r3, r0, #1
  403a62:	d102      	bne.n	403a6a <_write_r+0x1e>
  403a64:	6823      	ldr	r3, [r4, #0]
  403a66:	b103      	cbz	r3, 403a6a <_write_r+0x1e>
  403a68:	602b      	str	r3, [r5, #0]
  403a6a:	bd38      	pop	{r3, r4, r5, pc}
  403a6c:	20000424 	.word	0x20000424

00403a70 <_close_r>:
  403a70:	b538      	push	{r3, r4, r5, lr}
  403a72:	4c06      	ldr	r4, [pc, #24]	; (403a8c <_close_r+0x1c>)
  403a74:	2300      	movs	r3, #0
  403a76:	4605      	mov	r5, r0
  403a78:	4608      	mov	r0, r1
  403a7a:	6023      	str	r3, [r4, #0]
  403a7c:	f7fd fdf8 	bl	401670 <_close>
  403a80:	1c43      	adds	r3, r0, #1
  403a82:	d102      	bne.n	403a8a <_close_r+0x1a>
  403a84:	6823      	ldr	r3, [r4, #0]
  403a86:	b103      	cbz	r3, 403a8a <_close_r+0x1a>
  403a88:	602b      	str	r3, [r5, #0]
  403a8a:	bd38      	pop	{r3, r4, r5, pc}
  403a8c:	20000424 	.word	0x20000424

00403a90 <quorem>:
  403a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a94:	6903      	ldr	r3, [r0, #16]
  403a96:	690c      	ldr	r4, [r1, #16]
  403a98:	429c      	cmp	r4, r3
  403a9a:	4680      	mov	r8, r0
  403a9c:	f300 8082 	bgt.w	403ba4 <quorem+0x114>
  403aa0:	3c01      	subs	r4, #1
  403aa2:	f101 0714 	add.w	r7, r1, #20
  403aa6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403aaa:	f100 0614 	add.w	r6, r0, #20
  403aae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403ab2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  403ab6:	eb06 030e 	add.w	r3, r6, lr
  403aba:	3501      	adds	r5, #1
  403abc:	eb07 090e 	add.w	r9, r7, lr
  403ac0:	9301      	str	r3, [sp, #4]
  403ac2:	fbb0 f5f5 	udiv	r5, r0, r5
  403ac6:	b395      	cbz	r5, 403b2e <quorem+0x9e>
  403ac8:	f04f 0a00 	mov.w	sl, #0
  403acc:	4638      	mov	r0, r7
  403ace:	46b4      	mov	ip, r6
  403ad0:	46d3      	mov	fp, sl
  403ad2:	f850 2b04 	ldr.w	r2, [r0], #4
  403ad6:	b293      	uxth	r3, r2
  403ad8:	fb05 a303 	mla	r3, r5, r3, sl
  403adc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403ae0:	b29b      	uxth	r3, r3
  403ae2:	ebab 0303 	sub.w	r3, fp, r3
  403ae6:	0c12      	lsrs	r2, r2, #16
  403ae8:	f8bc b000 	ldrh.w	fp, [ip]
  403aec:	fb05 a202 	mla	r2, r5, r2, sl
  403af0:	fa13 f38b 	uxtah	r3, r3, fp
  403af4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403af8:	fa1f fb82 	uxth.w	fp, r2
  403afc:	f8dc 2000 	ldr.w	r2, [ip]
  403b00:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403b04:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403b08:	b29b      	uxth	r3, r3
  403b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403b0e:	4581      	cmp	r9, r0
  403b10:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403b14:	f84c 3b04 	str.w	r3, [ip], #4
  403b18:	d2db      	bcs.n	403ad2 <quorem+0x42>
  403b1a:	f856 300e 	ldr.w	r3, [r6, lr]
  403b1e:	b933      	cbnz	r3, 403b2e <quorem+0x9e>
  403b20:	9b01      	ldr	r3, [sp, #4]
  403b22:	3b04      	subs	r3, #4
  403b24:	429e      	cmp	r6, r3
  403b26:	461a      	mov	r2, r3
  403b28:	d330      	bcc.n	403b8c <quorem+0xfc>
  403b2a:	f8c8 4010 	str.w	r4, [r8, #16]
  403b2e:	4640      	mov	r0, r8
  403b30:	f001 f8f9 	bl	404d26 <__mcmp>
  403b34:	2800      	cmp	r0, #0
  403b36:	db25      	blt.n	403b84 <quorem+0xf4>
  403b38:	3501      	adds	r5, #1
  403b3a:	4630      	mov	r0, r6
  403b3c:	f04f 0e00 	mov.w	lr, #0
  403b40:	f857 2b04 	ldr.w	r2, [r7], #4
  403b44:	f8d0 c000 	ldr.w	ip, [r0]
  403b48:	b293      	uxth	r3, r2
  403b4a:	ebae 0303 	sub.w	r3, lr, r3
  403b4e:	0c12      	lsrs	r2, r2, #16
  403b50:	fa13 f38c 	uxtah	r3, r3, ip
  403b54:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403b58:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403b5c:	b29b      	uxth	r3, r3
  403b5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403b62:	45b9      	cmp	r9, r7
  403b64:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403b68:	f840 3b04 	str.w	r3, [r0], #4
  403b6c:	d2e8      	bcs.n	403b40 <quorem+0xb0>
  403b6e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403b72:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403b76:	b92a      	cbnz	r2, 403b84 <quorem+0xf4>
  403b78:	3b04      	subs	r3, #4
  403b7a:	429e      	cmp	r6, r3
  403b7c:	461a      	mov	r2, r3
  403b7e:	d30b      	bcc.n	403b98 <quorem+0x108>
  403b80:	f8c8 4010 	str.w	r4, [r8, #16]
  403b84:	4628      	mov	r0, r5
  403b86:	b003      	add	sp, #12
  403b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b8c:	6812      	ldr	r2, [r2, #0]
  403b8e:	3b04      	subs	r3, #4
  403b90:	2a00      	cmp	r2, #0
  403b92:	d1ca      	bne.n	403b2a <quorem+0x9a>
  403b94:	3c01      	subs	r4, #1
  403b96:	e7c5      	b.n	403b24 <quorem+0x94>
  403b98:	6812      	ldr	r2, [r2, #0]
  403b9a:	3b04      	subs	r3, #4
  403b9c:	2a00      	cmp	r2, #0
  403b9e:	d1ef      	bne.n	403b80 <quorem+0xf0>
  403ba0:	3c01      	subs	r4, #1
  403ba2:	e7ea      	b.n	403b7a <quorem+0xea>
  403ba4:	2000      	movs	r0, #0
  403ba6:	e7ee      	b.n	403b86 <quorem+0xf6>

00403ba8 <_dtoa_r>:
  403ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bac:	6a46      	ldr	r6, [r0, #36]	; 0x24
  403bae:	b095      	sub	sp, #84	; 0x54
  403bb0:	4604      	mov	r4, r0
  403bb2:	9d21      	ldr	r5, [sp, #132]	; 0x84
  403bb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403bb8:	b93e      	cbnz	r6, 403bca <_dtoa_r+0x22>
  403bba:	2010      	movs	r0, #16
  403bbc:	f000 fe4a 	bl	404854 <malloc>
  403bc0:	6260      	str	r0, [r4, #36]	; 0x24
  403bc2:	6046      	str	r6, [r0, #4]
  403bc4:	6086      	str	r6, [r0, #8]
  403bc6:	6006      	str	r6, [r0, #0]
  403bc8:	60c6      	str	r6, [r0, #12]
  403bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403bcc:	6819      	ldr	r1, [r3, #0]
  403bce:	b151      	cbz	r1, 403be6 <_dtoa_r+0x3e>
  403bd0:	685a      	ldr	r2, [r3, #4]
  403bd2:	604a      	str	r2, [r1, #4]
  403bd4:	2301      	movs	r3, #1
  403bd6:	4093      	lsls	r3, r2
  403bd8:	608b      	str	r3, [r1, #8]
  403bda:	4620      	mov	r0, r4
  403bdc:	f000 fece 	bl	40497c <_Bfree>
  403be0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403be2:	2200      	movs	r2, #0
  403be4:	601a      	str	r2, [r3, #0]
  403be6:	9b03      	ldr	r3, [sp, #12]
  403be8:	2b00      	cmp	r3, #0
  403bea:	bfbf      	itttt	lt
  403bec:	2301      	movlt	r3, #1
  403bee:	602b      	strlt	r3, [r5, #0]
  403bf0:	9b03      	ldrlt	r3, [sp, #12]
  403bf2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403bf6:	bfb2      	itee	lt
  403bf8:	9303      	strlt	r3, [sp, #12]
  403bfa:	2300      	movge	r3, #0
  403bfc:	602b      	strge	r3, [r5, #0]
  403bfe:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403c02:	4ba9      	ldr	r3, [pc, #676]	; (403ea8 <_dtoa_r+0x300>)
  403c04:	ea33 0309 	bics.w	r3, r3, r9
  403c08:	d11b      	bne.n	403c42 <_dtoa_r+0x9a>
  403c0a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403c0c:	f242 730f 	movw	r3, #9999	; 0x270f
  403c10:	6013      	str	r3, [r2, #0]
  403c12:	9b02      	ldr	r3, [sp, #8]
  403c14:	b923      	cbnz	r3, 403c20 <_dtoa_r+0x78>
  403c16:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403c1a:	2800      	cmp	r0, #0
  403c1c:	f000 8581 	beq.w	404722 <_dtoa_r+0xb7a>
  403c20:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403c22:	b953      	cbnz	r3, 403c3a <_dtoa_r+0x92>
  403c24:	4ba1      	ldr	r3, [pc, #644]	; (403eac <_dtoa_r+0x304>)
  403c26:	e021      	b.n	403c6c <_dtoa_r+0xc4>
  403c28:	4ba1      	ldr	r3, [pc, #644]	; (403eb0 <_dtoa_r+0x308>)
  403c2a:	9306      	str	r3, [sp, #24]
  403c2c:	3308      	adds	r3, #8
  403c2e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403c30:	6013      	str	r3, [r2, #0]
  403c32:	9806      	ldr	r0, [sp, #24]
  403c34:	b015      	add	sp, #84	; 0x54
  403c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c3a:	4b9c      	ldr	r3, [pc, #624]	; (403eac <_dtoa_r+0x304>)
  403c3c:	9306      	str	r3, [sp, #24]
  403c3e:	3303      	adds	r3, #3
  403c40:	e7f5      	b.n	403c2e <_dtoa_r+0x86>
  403c42:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403c46:	2200      	movs	r2, #0
  403c48:	2300      	movs	r3, #0
  403c4a:	4630      	mov	r0, r6
  403c4c:	4639      	mov	r1, r7
  403c4e:	f002 fd59 	bl	406704 <__aeabi_dcmpeq>
  403c52:	4680      	mov	r8, r0
  403c54:	b160      	cbz	r0, 403c70 <_dtoa_r+0xc8>
  403c56:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403c58:	2301      	movs	r3, #1
  403c5a:	6013      	str	r3, [r2, #0]
  403c5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403c5e:	2b00      	cmp	r3, #0
  403c60:	f000 855c 	beq.w	40471c <_dtoa_r+0xb74>
  403c64:	4b93      	ldr	r3, [pc, #588]	; (403eb4 <_dtoa_r+0x30c>)
  403c66:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403c68:	6013      	str	r3, [r2, #0]
  403c6a:	3b01      	subs	r3, #1
  403c6c:	9306      	str	r3, [sp, #24]
  403c6e:	e7e0      	b.n	403c32 <_dtoa_r+0x8a>
  403c70:	ab12      	add	r3, sp, #72	; 0x48
  403c72:	9301      	str	r3, [sp, #4]
  403c74:	ab13      	add	r3, sp, #76	; 0x4c
  403c76:	9300      	str	r3, [sp, #0]
  403c78:	4632      	mov	r2, r6
  403c7a:	463b      	mov	r3, r7
  403c7c:	4620      	mov	r0, r4
  403c7e:	f001 f8ca 	bl	404e16 <__d2b>
  403c82:	f3c9 550a 	ubfx	r5, r9, #20, #11
  403c86:	4682      	mov	sl, r0
  403c88:	2d00      	cmp	r5, #0
  403c8a:	d07c      	beq.n	403d86 <_dtoa_r+0x1de>
  403c8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403c90:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403c94:	4630      	mov	r0, r6
  403c96:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403c9a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403c9e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  403ca2:	2200      	movs	r2, #0
  403ca4:	4b84      	ldr	r3, [pc, #528]	; (403eb8 <_dtoa_r+0x310>)
  403ca6:	f002 f911 	bl	405ecc <__aeabi_dsub>
  403caa:	a379      	add	r3, pc, #484	; (adr r3, 403e90 <_dtoa_r+0x2e8>)
  403cac:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cb0:	f002 fac0 	bl	406234 <__aeabi_dmul>
  403cb4:	a378      	add	r3, pc, #480	; (adr r3, 403e98 <_dtoa_r+0x2f0>)
  403cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cba:	f002 f909 	bl	405ed0 <__adddf3>
  403cbe:	4606      	mov	r6, r0
  403cc0:	4628      	mov	r0, r5
  403cc2:	460f      	mov	r7, r1
  403cc4:	f002 fa50 	bl	406168 <__aeabi_i2d>
  403cc8:	a375      	add	r3, pc, #468	; (adr r3, 403ea0 <_dtoa_r+0x2f8>)
  403cca:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cce:	f002 fab1 	bl	406234 <__aeabi_dmul>
  403cd2:	4602      	mov	r2, r0
  403cd4:	460b      	mov	r3, r1
  403cd6:	4630      	mov	r0, r6
  403cd8:	4639      	mov	r1, r7
  403cda:	f002 f8f9 	bl	405ed0 <__adddf3>
  403cde:	4606      	mov	r6, r0
  403ce0:	460f      	mov	r7, r1
  403ce2:	f002 fd57 	bl	406794 <__aeabi_d2iz>
  403ce6:	2200      	movs	r2, #0
  403ce8:	4683      	mov	fp, r0
  403cea:	2300      	movs	r3, #0
  403cec:	4630      	mov	r0, r6
  403cee:	4639      	mov	r1, r7
  403cf0:	f002 fd12 	bl	406718 <__aeabi_dcmplt>
  403cf4:	b158      	cbz	r0, 403d0e <_dtoa_r+0x166>
  403cf6:	4658      	mov	r0, fp
  403cf8:	f002 fa36 	bl	406168 <__aeabi_i2d>
  403cfc:	4602      	mov	r2, r0
  403cfe:	460b      	mov	r3, r1
  403d00:	4630      	mov	r0, r6
  403d02:	4639      	mov	r1, r7
  403d04:	f002 fcfe 	bl	406704 <__aeabi_dcmpeq>
  403d08:	b908      	cbnz	r0, 403d0e <_dtoa_r+0x166>
  403d0a:	f10b 3bff 	add.w	fp, fp, #4294967295
  403d0e:	f1bb 0f16 	cmp.w	fp, #22
  403d12:	d857      	bhi.n	403dc4 <_dtoa_r+0x21c>
  403d14:	4969      	ldr	r1, [pc, #420]	; (403ebc <_dtoa_r+0x314>)
  403d16:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d1e:	e9d1 0100 	ldrd	r0, r1, [r1]
  403d22:	f002 fd17 	bl	406754 <__aeabi_dcmpgt>
  403d26:	2800      	cmp	r0, #0
  403d28:	d04e      	beq.n	403dc8 <_dtoa_r+0x220>
  403d2a:	f10b 3bff 	add.w	fp, fp, #4294967295
  403d2e:	2300      	movs	r3, #0
  403d30:	930d      	str	r3, [sp, #52]	; 0x34
  403d32:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d34:	1b5d      	subs	r5, r3, r5
  403d36:	1e6b      	subs	r3, r5, #1
  403d38:	9307      	str	r3, [sp, #28]
  403d3a:	bf43      	ittte	mi
  403d3c:	2300      	movmi	r3, #0
  403d3e:	f1c5 0801 	rsbmi	r8, r5, #1
  403d42:	9307      	strmi	r3, [sp, #28]
  403d44:	f04f 0800 	movpl.w	r8, #0
  403d48:	f1bb 0f00 	cmp.w	fp, #0
  403d4c:	db3e      	blt.n	403dcc <_dtoa_r+0x224>
  403d4e:	9b07      	ldr	r3, [sp, #28]
  403d50:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  403d54:	445b      	add	r3, fp
  403d56:	9307      	str	r3, [sp, #28]
  403d58:	2300      	movs	r3, #0
  403d5a:	9308      	str	r3, [sp, #32]
  403d5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403d5e:	2b09      	cmp	r3, #9
  403d60:	f200 80b0 	bhi.w	403ec4 <_dtoa_r+0x31c>
  403d64:	2b05      	cmp	r3, #5
  403d66:	bfc4      	itt	gt
  403d68:	3b04      	subgt	r3, #4
  403d6a:	931e      	strgt	r3, [sp, #120]	; 0x78
  403d6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403d6e:	f1a3 0302 	sub.w	r3, r3, #2
  403d72:	bfcc      	ite	gt
  403d74:	2600      	movgt	r6, #0
  403d76:	2601      	movle	r6, #1
  403d78:	2b03      	cmp	r3, #3
  403d7a:	f200 80af 	bhi.w	403edc <_dtoa_r+0x334>
  403d7e:	e8df f003 	tbb	[pc, r3]
  403d82:	8583      	.short	0x8583
  403d84:	772d      	.short	0x772d
  403d86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d88:	9d12      	ldr	r5, [sp, #72]	; 0x48
  403d8a:	441d      	add	r5, r3
  403d8c:	f205 4332 	addw	r3, r5, #1074	; 0x432
  403d90:	2b20      	cmp	r3, #32
  403d92:	dd11      	ble.n	403db8 <_dtoa_r+0x210>
  403d94:	9a02      	ldr	r2, [sp, #8]
  403d96:	f205 4012 	addw	r0, r5, #1042	; 0x412
  403d9a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403d9e:	fa22 f000 	lsr.w	r0, r2, r0
  403da2:	fa09 f303 	lsl.w	r3, r9, r3
  403da6:	4318      	orrs	r0, r3
  403da8:	f002 f9ce 	bl	406148 <__aeabi_ui2d>
  403dac:	2301      	movs	r3, #1
  403dae:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403db2:	3d01      	subs	r5, #1
  403db4:	9310      	str	r3, [sp, #64]	; 0x40
  403db6:	e774      	b.n	403ca2 <_dtoa_r+0xfa>
  403db8:	f1c3 0020 	rsb	r0, r3, #32
  403dbc:	9b02      	ldr	r3, [sp, #8]
  403dbe:	fa03 f000 	lsl.w	r0, r3, r0
  403dc2:	e7f1      	b.n	403da8 <_dtoa_r+0x200>
  403dc4:	2301      	movs	r3, #1
  403dc6:	e7b3      	b.n	403d30 <_dtoa_r+0x188>
  403dc8:	900d      	str	r0, [sp, #52]	; 0x34
  403dca:	e7b2      	b.n	403d32 <_dtoa_r+0x18a>
  403dcc:	f1cb 0300 	rsb	r3, fp, #0
  403dd0:	9308      	str	r3, [sp, #32]
  403dd2:	2300      	movs	r3, #0
  403dd4:	eba8 080b 	sub.w	r8, r8, fp
  403dd8:	930c      	str	r3, [sp, #48]	; 0x30
  403dda:	e7bf      	b.n	403d5c <_dtoa_r+0x1b4>
  403ddc:	2301      	movs	r3, #1
  403dde:	9309      	str	r3, [sp, #36]	; 0x24
  403de0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403de2:	2b00      	cmp	r3, #0
  403de4:	dd7d      	ble.n	403ee2 <_dtoa_r+0x33a>
  403de6:	9304      	str	r3, [sp, #16]
  403de8:	4699      	mov	r9, r3
  403dea:	6a65      	ldr	r5, [r4, #36]	; 0x24
  403dec:	2200      	movs	r2, #0
  403dee:	606a      	str	r2, [r5, #4]
  403df0:	2104      	movs	r1, #4
  403df2:	f101 0214 	add.w	r2, r1, #20
  403df6:	429a      	cmp	r2, r3
  403df8:	d978      	bls.n	403eec <_dtoa_r+0x344>
  403dfa:	6869      	ldr	r1, [r5, #4]
  403dfc:	4620      	mov	r0, r4
  403dfe:	f000 fd89 	bl	404914 <_Balloc>
  403e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403e04:	6028      	str	r0, [r5, #0]
  403e06:	681b      	ldr	r3, [r3, #0]
  403e08:	9306      	str	r3, [sp, #24]
  403e0a:	f1b9 0f0e 	cmp.w	r9, #14
  403e0e:	f200 80ee 	bhi.w	403fee <_dtoa_r+0x446>
  403e12:	2e00      	cmp	r6, #0
  403e14:	f000 80eb 	beq.w	403fee <_dtoa_r+0x446>
  403e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e1c:	f1bb 0f00 	cmp.w	fp, #0
  403e20:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403e24:	dd77      	ble.n	403f16 <_dtoa_r+0x36e>
  403e26:	4a25      	ldr	r2, [pc, #148]	; (403ebc <_dtoa_r+0x314>)
  403e28:	f00b 030f 	and.w	r3, fp, #15
  403e2c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e30:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e34:	ea4f 162b 	mov.w	r6, fp, asr #4
  403e38:	06f0      	lsls	r0, r6, #27
  403e3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403e3e:	d55a      	bpl.n	403ef6 <_dtoa_r+0x34e>
  403e40:	4b1f      	ldr	r3, [pc, #124]	; (403ec0 <_dtoa_r+0x318>)
  403e42:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e4a:	f002 fb1d 	bl	406488 <__aeabi_ddiv>
  403e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e52:	f006 060f 	and.w	r6, r6, #15
  403e56:	2503      	movs	r5, #3
  403e58:	4f19      	ldr	r7, [pc, #100]	; (403ec0 <_dtoa_r+0x318>)
  403e5a:	2e00      	cmp	r6, #0
  403e5c:	d14d      	bne.n	403efa <_dtoa_r+0x352>
  403e5e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403e62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e66:	f002 fb0f 	bl	406488 <__aeabi_ddiv>
  403e6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e6e:	e06c      	b.n	403f4a <_dtoa_r+0x3a2>
  403e70:	2301      	movs	r3, #1
  403e72:	9309      	str	r3, [sp, #36]	; 0x24
  403e74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e76:	445b      	add	r3, fp
  403e78:	f103 0901 	add.w	r9, r3, #1
  403e7c:	9304      	str	r3, [sp, #16]
  403e7e:	464b      	mov	r3, r9
  403e80:	2b01      	cmp	r3, #1
  403e82:	bfb8      	it	lt
  403e84:	2301      	movlt	r3, #1
  403e86:	e7b0      	b.n	403dea <_dtoa_r+0x242>
  403e88:	2300      	movs	r3, #0
  403e8a:	e7a8      	b.n	403dde <_dtoa_r+0x236>
  403e8c:	2300      	movs	r3, #0
  403e8e:	e7f0      	b.n	403e72 <_dtoa_r+0x2ca>
  403e90:	636f4361 	.word	0x636f4361
  403e94:	3fd287a7 	.word	0x3fd287a7
  403e98:	8b60c8b3 	.word	0x8b60c8b3
  403e9c:	3fc68a28 	.word	0x3fc68a28
  403ea0:	509f79fb 	.word	0x509f79fb
  403ea4:	3fd34413 	.word	0x3fd34413
  403ea8:	7ff00000 	.word	0x7ff00000
  403eac:	00406c37 	.word	0x00406c37
  403eb0:	00406c2e 	.word	0x00406c2e
  403eb4:	00406d73 	.word	0x00406d73
  403eb8:	3ff80000 	.word	0x3ff80000
  403ebc:	00406c68 	.word	0x00406c68
  403ec0:	00406c40 	.word	0x00406c40
  403ec4:	2601      	movs	r6, #1
  403ec6:	2300      	movs	r3, #0
  403ec8:	931e      	str	r3, [sp, #120]	; 0x78
  403eca:	9609      	str	r6, [sp, #36]	; 0x24
  403ecc:	f04f 33ff 	mov.w	r3, #4294967295
  403ed0:	9304      	str	r3, [sp, #16]
  403ed2:	4699      	mov	r9, r3
  403ed4:	2200      	movs	r2, #0
  403ed6:	2312      	movs	r3, #18
  403ed8:	921f      	str	r2, [sp, #124]	; 0x7c
  403eda:	e786      	b.n	403dea <_dtoa_r+0x242>
  403edc:	2301      	movs	r3, #1
  403ede:	9309      	str	r3, [sp, #36]	; 0x24
  403ee0:	e7f4      	b.n	403ecc <_dtoa_r+0x324>
  403ee2:	2301      	movs	r3, #1
  403ee4:	9304      	str	r3, [sp, #16]
  403ee6:	4699      	mov	r9, r3
  403ee8:	461a      	mov	r2, r3
  403eea:	e7f5      	b.n	403ed8 <_dtoa_r+0x330>
  403eec:	686a      	ldr	r2, [r5, #4]
  403eee:	3201      	adds	r2, #1
  403ef0:	606a      	str	r2, [r5, #4]
  403ef2:	0049      	lsls	r1, r1, #1
  403ef4:	e77d      	b.n	403df2 <_dtoa_r+0x24a>
  403ef6:	2502      	movs	r5, #2
  403ef8:	e7ae      	b.n	403e58 <_dtoa_r+0x2b0>
  403efa:	07f1      	lsls	r1, r6, #31
  403efc:	d508      	bpl.n	403f10 <_dtoa_r+0x368>
  403efe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403f02:	e9d7 2300 	ldrd	r2, r3, [r7]
  403f06:	f002 f995 	bl	406234 <__aeabi_dmul>
  403f0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403f0e:	3501      	adds	r5, #1
  403f10:	1076      	asrs	r6, r6, #1
  403f12:	3708      	adds	r7, #8
  403f14:	e7a1      	b.n	403e5a <_dtoa_r+0x2b2>
  403f16:	f000 80a5 	beq.w	404064 <_dtoa_r+0x4bc>
  403f1a:	f1cb 0600 	rsb	r6, fp, #0
  403f1e:	4ba3      	ldr	r3, [pc, #652]	; (4041ac <_dtoa_r+0x604>)
  403f20:	4fa3      	ldr	r7, [pc, #652]	; (4041b0 <_dtoa_r+0x608>)
  403f22:	f006 020f 	and.w	r2, r6, #15
  403f26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403f32:	f002 f97f 	bl	406234 <__aeabi_dmul>
  403f36:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f3a:	1136      	asrs	r6, r6, #4
  403f3c:	2300      	movs	r3, #0
  403f3e:	2502      	movs	r5, #2
  403f40:	2e00      	cmp	r6, #0
  403f42:	f040 8084 	bne.w	40404e <_dtoa_r+0x4a6>
  403f46:	2b00      	cmp	r3, #0
  403f48:	d18f      	bne.n	403e6a <_dtoa_r+0x2c2>
  403f4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f4c:	2b00      	cmp	r3, #0
  403f4e:	f000 808b 	beq.w	404068 <_dtoa_r+0x4c0>
  403f52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403f5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403f5e:	2200      	movs	r2, #0
  403f60:	4b94      	ldr	r3, [pc, #592]	; (4041b4 <_dtoa_r+0x60c>)
  403f62:	f002 fbd9 	bl	406718 <__aeabi_dcmplt>
  403f66:	2800      	cmp	r0, #0
  403f68:	d07e      	beq.n	404068 <_dtoa_r+0x4c0>
  403f6a:	f1b9 0f00 	cmp.w	r9, #0
  403f6e:	d07b      	beq.n	404068 <_dtoa_r+0x4c0>
  403f70:	9b04      	ldr	r3, [sp, #16]
  403f72:	2b00      	cmp	r3, #0
  403f74:	dd37      	ble.n	403fe6 <_dtoa_r+0x43e>
  403f76:	2200      	movs	r2, #0
  403f78:	4b8f      	ldr	r3, [pc, #572]	; (4041b8 <_dtoa_r+0x610>)
  403f7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403f7e:	f002 f959 	bl	406234 <__aeabi_dmul>
  403f82:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f86:	9e04      	ldr	r6, [sp, #16]
  403f88:	f10b 37ff 	add.w	r7, fp, #4294967295
  403f8c:	3501      	adds	r5, #1
  403f8e:	4628      	mov	r0, r5
  403f90:	f002 f8ea 	bl	406168 <__aeabi_i2d>
  403f94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f98:	f002 f94c 	bl	406234 <__aeabi_dmul>
  403f9c:	4b87      	ldr	r3, [pc, #540]	; (4041bc <_dtoa_r+0x614>)
  403f9e:	2200      	movs	r2, #0
  403fa0:	f001 ff96 	bl	405ed0 <__adddf3>
  403fa4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403fa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403faa:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  403fae:	950b      	str	r5, [sp, #44]	; 0x2c
  403fb0:	2e00      	cmp	r6, #0
  403fb2:	d15c      	bne.n	40406e <_dtoa_r+0x4c6>
  403fb4:	2200      	movs	r2, #0
  403fb6:	4b82      	ldr	r3, [pc, #520]	; (4041c0 <_dtoa_r+0x618>)
  403fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fbc:	f001 ff86 	bl	405ecc <__aeabi_dsub>
  403fc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fc2:	462b      	mov	r3, r5
  403fc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403fc8:	f002 fbc4 	bl	406754 <__aeabi_dcmpgt>
  403fcc:	2800      	cmp	r0, #0
  403fce:	f040 82f7 	bne.w	4045c0 <_dtoa_r+0xa18>
  403fd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fd4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  403fd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fdc:	f002 fb9c 	bl	406718 <__aeabi_dcmplt>
  403fe0:	2800      	cmp	r0, #0
  403fe2:	f040 82eb 	bne.w	4045bc <_dtoa_r+0xa14>
  403fe6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403fea:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403fee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ff0:	2b00      	cmp	r3, #0
  403ff2:	f2c0 8151 	blt.w	404298 <_dtoa_r+0x6f0>
  403ff6:	f1bb 0f0e 	cmp.w	fp, #14
  403ffa:	f300 814d 	bgt.w	404298 <_dtoa_r+0x6f0>
  403ffe:	4b6b      	ldr	r3, [pc, #428]	; (4041ac <_dtoa_r+0x604>)
  404000:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  404004:	e9d3 2300 	ldrd	r2, r3, [r3]
  404008:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40400c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40400e:	2b00      	cmp	r3, #0
  404010:	f280 80da 	bge.w	4041c8 <_dtoa_r+0x620>
  404014:	f1b9 0f00 	cmp.w	r9, #0
  404018:	f300 80d6 	bgt.w	4041c8 <_dtoa_r+0x620>
  40401c:	f040 82cd 	bne.w	4045ba <_dtoa_r+0xa12>
  404020:	2200      	movs	r2, #0
  404022:	4b67      	ldr	r3, [pc, #412]	; (4041c0 <_dtoa_r+0x618>)
  404024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404028:	f002 f904 	bl	406234 <__aeabi_dmul>
  40402c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404030:	f002 fb86 	bl	406740 <__aeabi_dcmpge>
  404034:	464e      	mov	r6, r9
  404036:	464f      	mov	r7, r9
  404038:	2800      	cmp	r0, #0
  40403a:	f040 82a4 	bne.w	404586 <_dtoa_r+0x9de>
  40403e:	9b06      	ldr	r3, [sp, #24]
  404040:	9a06      	ldr	r2, [sp, #24]
  404042:	1c5d      	adds	r5, r3, #1
  404044:	2331      	movs	r3, #49	; 0x31
  404046:	7013      	strb	r3, [r2, #0]
  404048:	f10b 0b01 	add.w	fp, fp, #1
  40404c:	e29f      	b.n	40458e <_dtoa_r+0x9e6>
  40404e:	07f2      	lsls	r2, r6, #31
  404050:	d505      	bpl.n	40405e <_dtoa_r+0x4b6>
  404052:	e9d7 2300 	ldrd	r2, r3, [r7]
  404056:	f002 f8ed 	bl	406234 <__aeabi_dmul>
  40405a:	3501      	adds	r5, #1
  40405c:	2301      	movs	r3, #1
  40405e:	1076      	asrs	r6, r6, #1
  404060:	3708      	adds	r7, #8
  404062:	e76d      	b.n	403f40 <_dtoa_r+0x398>
  404064:	2502      	movs	r5, #2
  404066:	e770      	b.n	403f4a <_dtoa_r+0x3a2>
  404068:	465f      	mov	r7, fp
  40406a:	464e      	mov	r6, r9
  40406c:	e78f      	b.n	403f8e <_dtoa_r+0x3e6>
  40406e:	9a06      	ldr	r2, [sp, #24]
  404070:	4b4e      	ldr	r3, [pc, #312]	; (4041ac <_dtoa_r+0x604>)
  404072:	4432      	add	r2, r6
  404074:	9211      	str	r2, [sp, #68]	; 0x44
  404076:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404078:	1e71      	subs	r1, r6, #1
  40407a:	2a00      	cmp	r2, #0
  40407c:	d048      	beq.n	404110 <_dtoa_r+0x568>
  40407e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  404082:	e9d3 2300 	ldrd	r2, r3, [r3]
  404086:	2000      	movs	r0, #0
  404088:	494e      	ldr	r1, [pc, #312]	; (4041c4 <_dtoa_r+0x61c>)
  40408a:	f002 f9fd 	bl	406488 <__aeabi_ddiv>
  40408e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404092:	f001 ff1b 	bl	405ecc <__aeabi_dsub>
  404096:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40409a:	9d06      	ldr	r5, [sp, #24]
  40409c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040a0:	f002 fb78 	bl	406794 <__aeabi_d2iz>
  4040a4:	4606      	mov	r6, r0
  4040a6:	f002 f85f 	bl	406168 <__aeabi_i2d>
  4040aa:	4602      	mov	r2, r0
  4040ac:	460b      	mov	r3, r1
  4040ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040b2:	f001 ff0b 	bl	405ecc <__aeabi_dsub>
  4040b6:	3630      	adds	r6, #48	; 0x30
  4040b8:	f805 6b01 	strb.w	r6, [r5], #1
  4040bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4040c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4040c4:	f002 fb28 	bl	406718 <__aeabi_dcmplt>
  4040c8:	2800      	cmp	r0, #0
  4040ca:	d165      	bne.n	404198 <_dtoa_r+0x5f0>
  4040cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040d0:	2000      	movs	r0, #0
  4040d2:	4938      	ldr	r1, [pc, #224]	; (4041b4 <_dtoa_r+0x60c>)
  4040d4:	f001 fefa 	bl	405ecc <__aeabi_dsub>
  4040d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4040dc:	f002 fb1c 	bl	406718 <__aeabi_dcmplt>
  4040e0:	2800      	cmp	r0, #0
  4040e2:	f040 80b9 	bne.w	404258 <_dtoa_r+0x6b0>
  4040e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040e8:	429d      	cmp	r5, r3
  4040ea:	f43f af7c 	beq.w	403fe6 <_dtoa_r+0x43e>
  4040ee:	2200      	movs	r2, #0
  4040f0:	4b31      	ldr	r3, [pc, #196]	; (4041b8 <_dtoa_r+0x610>)
  4040f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4040f6:	f002 f89d 	bl	406234 <__aeabi_dmul>
  4040fa:	2200      	movs	r2, #0
  4040fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404100:	4b2d      	ldr	r3, [pc, #180]	; (4041b8 <_dtoa_r+0x610>)
  404102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404106:	f002 f895 	bl	406234 <__aeabi_dmul>
  40410a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40410e:	e7c5      	b.n	40409c <_dtoa_r+0x4f4>
  404110:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  404114:	e9d1 0100 	ldrd	r0, r1, [r1]
  404118:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  40411c:	f002 f88a 	bl	406234 <__aeabi_dmul>
  404120:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404124:	9d06      	ldr	r5, [sp, #24]
  404126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40412a:	f002 fb33 	bl	406794 <__aeabi_d2iz>
  40412e:	4606      	mov	r6, r0
  404130:	f002 f81a 	bl	406168 <__aeabi_i2d>
  404134:	3630      	adds	r6, #48	; 0x30
  404136:	4602      	mov	r2, r0
  404138:	460b      	mov	r3, r1
  40413a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40413e:	f001 fec5 	bl	405ecc <__aeabi_dsub>
  404142:	f805 6b01 	strb.w	r6, [r5], #1
  404146:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404148:	42ab      	cmp	r3, r5
  40414a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40414e:	f04f 0200 	mov.w	r2, #0
  404152:	d125      	bne.n	4041a0 <_dtoa_r+0x5f8>
  404154:	4b1b      	ldr	r3, [pc, #108]	; (4041c4 <_dtoa_r+0x61c>)
  404156:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40415a:	f001 feb9 	bl	405ed0 <__adddf3>
  40415e:	4602      	mov	r2, r0
  404160:	460b      	mov	r3, r1
  404162:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404166:	f002 faf5 	bl	406754 <__aeabi_dcmpgt>
  40416a:	2800      	cmp	r0, #0
  40416c:	d174      	bne.n	404258 <_dtoa_r+0x6b0>
  40416e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404172:	2000      	movs	r0, #0
  404174:	4913      	ldr	r1, [pc, #76]	; (4041c4 <_dtoa_r+0x61c>)
  404176:	f001 fea9 	bl	405ecc <__aeabi_dsub>
  40417a:	4602      	mov	r2, r0
  40417c:	460b      	mov	r3, r1
  40417e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404182:	f002 fac9 	bl	406718 <__aeabi_dcmplt>
  404186:	2800      	cmp	r0, #0
  404188:	f43f af2d 	beq.w	403fe6 <_dtoa_r+0x43e>
  40418c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404190:	2b30      	cmp	r3, #48	; 0x30
  404192:	f105 32ff 	add.w	r2, r5, #4294967295
  404196:	d001      	beq.n	40419c <_dtoa_r+0x5f4>
  404198:	46bb      	mov	fp, r7
  40419a:	e04c      	b.n	404236 <_dtoa_r+0x68e>
  40419c:	4615      	mov	r5, r2
  40419e:	e7f5      	b.n	40418c <_dtoa_r+0x5e4>
  4041a0:	4b05      	ldr	r3, [pc, #20]	; (4041b8 <_dtoa_r+0x610>)
  4041a2:	f002 f847 	bl	406234 <__aeabi_dmul>
  4041a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041aa:	e7bc      	b.n	404126 <_dtoa_r+0x57e>
  4041ac:	00406c68 	.word	0x00406c68
  4041b0:	00406c40 	.word	0x00406c40
  4041b4:	3ff00000 	.word	0x3ff00000
  4041b8:	40240000 	.word	0x40240000
  4041bc:	401c0000 	.word	0x401c0000
  4041c0:	40140000 	.word	0x40140000
  4041c4:	3fe00000 	.word	0x3fe00000
  4041c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4041cc:	9d06      	ldr	r5, [sp, #24]
  4041ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4041d2:	4630      	mov	r0, r6
  4041d4:	4639      	mov	r1, r7
  4041d6:	f002 f957 	bl	406488 <__aeabi_ddiv>
  4041da:	f002 fadb 	bl	406794 <__aeabi_d2iz>
  4041de:	4680      	mov	r8, r0
  4041e0:	f001 ffc2 	bl	406168 <__aeabi_i2d>
  4041e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4041e8:	f002 f824 	bl	406234 <__aeabi_dmul>
  4041ec:	4602      	mov	r2, r0
  4041ee:	460b      	mov	r3, r1
  4041f0:	4630      	mov	r0, r6
  4041f2:	4639      	mov	r1, r7
  4041f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
  4041f8:	f001 fe68 	bl	405ecc <__aeabi_dsub>
  4041fc:	f805 6b01 	strb.w	r6, [r5], #1
  404200:	9e06      	ldr	r6, [sp, #24]
  404202:	1bae      	subs	r6, r5, r6
  404204:	45b1      	cmp	r9, r6
  404206:	4602      	mov	r2, r0
  404208:	460b      	mov	r3, r1
  40420a:	d138      	bne.n	40427e <_dtoa_r+0x6d6>
  40420c:	f001 fe60 	bl	405ed0 <__adddf3>
  404210:	4606      	mov	r6, r0
  404212:	460f      	mov	r7, r1
  404214:	4602      	mov	r2, r0
  404216:	460b      	mov	r3, r1
  404218:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40421c:	f002 fa7c 	bl	406718 <__aeabi_dcmplt>
  404220:	b9c8      	cbnz	r0, 404256 <_dtoa_r+0x6ae>
  404222:	4632      	mov	r2, r6
  404224:	463b      	mov	r3, r7
  404226:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40422a:	f002 fa6b 	bl	406704 <__aeabi_dcmpeq>
  40422e:	b110      	cbz	r0, 404236 <_dtoa_r+0x68e>
  404230:	f018 0f01 	tst.w	r8, #1
  404234:	d10f      	bne.n	404256 <_dtoa_r+0x6ae>
  404236:	4651      	mov	r1, sl
  404238:	4620      	mov	r0, r4
  40423a:	f000 fb9f 	bl	40497c <_Bfree>
  40423e:	2300      	movs	r3, #0
  404240:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404242:	702b      	strb	r3, [r5, #0]
  404244:	f10b 0301 	add.w	r3, fp, #1
  404248:	6013      	str	r3, [r2, #0]
  40424a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40424c:	2b00      	cmp	r3, #0
  40424e:	f43f acf0 	beq.w	403c32 <_dtoa_r+0x8a>
  404252:	601d      	str	r5, [r3, #0]
  404254:	e4ed      	b.n	403c32 <_dtoa_r+0x8a>
  404256:	465f      	mov	r7, fp
  404258:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40425c:	2a39      	cmp	r2, #57	; 0x39
  40425e:	f105 33ff 	add.w	r3, r5, #4294967295
  404262:	d106      	bne.n	404272 <_dtoa_r+0x6ca>
  404264:	9a06      	ldr	r2, [sp, #24]
  404266:	429a      	cmp	r2, r3
  404268:	d107      	bne.n	40427a <_dtoa_r+0x6d2>
  40426a:	2330      	movs	r3, #48	; 0x30
  40426c:	7013      	strb	r3, [r2, #0]
  40426e:	3701      	adds	r7, #1
  404270:	4613      	mov	r3, r2
  404272:	781a      	ldrb	r2, [r3, #0]
  404274:	3201      	adds	r2, #1
  404276:	701a      	strb	r2, [r3, #0]
  404278:	e78e      	b.n	404198 <_dtoa_r+0x5f0>
  40427a:	461d      	mov	r5, r3
  40427c:	e7ec      	b.n	404258 <_dtoa_r+0x6b0>
  40427e:	2200      	movs	r2, #0
  404280:	4bb4      	ldr	r3, [pc, #720]	; (404554 <_dtoa_r+0x9ac>)
  404282:	f001 ffd7 	bl	406234 <__aeabi_dmul>
  404286:	2200      	movs	r2, #0
  404288:	2300      	movs	r3, #0
  40428a:	4606      	mov	r6, r0
  40428c:	460f      	mov	r7, r1
  40428e:	f002 fa39 	bl	406704 <__aeabi_dcmpeq>
  404292:	2800      	cmp	r0, #0
  404294:	d09b      	beq.n	4041ce <_dtoa_r+0x626>
  404296:	e7ce      	b.n	404236 <_dtoa_r+0x68e>
  404298:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40429a:	2a00      	cmp	r2, #0
  40429c:	f000 8129 	beq.w	4044f2 <_dtoa_r+0x94a>
  4042a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4042a2:	2a01      	cmp	r2, #1
  4042a4:	f300 810e 	bgt.w	4044c4 <_dtoa_r+0x91c>
  4042a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4042aa:	2a00      	cmp	r2, #0
  4042ac:	f000 8106 	beq.w	4044bc <_dtoa_r+0x914>
  4042b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4042b4:	9e08      	ldr	r6, [sp, #32]
  4042b6:	4645      	mov	r5, r8
  4042b8:	9a07      	ldr	r2, [sp, #28]
  4042ba:	2101      	movs	r1, #1
  4042bc:	441a      	add	r2, r3
  4042be:	4620      	mov	r0, r4
  4042c0:	4498      	add	r8, r3
  4042c2:	9207      	str	r2, [sp, #28]
  4042c4:	f000 fbfa 	bl	404abc <__i2b>
  4042c8:	4607      	mov	r7, r0
  4042ca:	2d00      	cmp	r5, #0
  4042cc:	dd0b      	ble.n	4042e6 <_dtoa_r+0x73e>
  4042ce:	9b07      	ldr	r3, [sp, #28]
  4042d0:	2b00      	cmp	r3, #0
  4042d2:	dd08      	ble.n	4042e6 <_dtoa_r+0x73e>
  4042d4:	42ab      	cmp	r3, r5
  4042d6:	9a07      	ldr	r2, [sp, #28]
  4042d8:	bfa8      	it	ge
  4042da:	462b      	movge	r3, r5
  4042dc:	eba8 0803 	sub.w	r8, r8, r3
  4042e0:	1aed      	subs	r5, r5, r3
  4042e2:	1ad3      	subs	r3, r2, r3
  4042e4:	9307      	str	r3, [sp, #28]
  4042e6:	9b08      	ldr	r3, [sp, #32]
  4042e8:	b1fb      	cbz	r3, 40432a <_dtoa_r+0x782>
  4042ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4042ec:	2b00      	cmp	r3, #0
  4042ee:	f000 8104 	beq.w	4044fa <_dtoa_r+0x952>
  4042f2:	2e00      	cmp	r6, #0
  4042f4:	dd11      	ble.n	40431a <_dtoa_r+0x772>
  4042f6:	4639      	mov	r1, r7
  4042f8:	4632      	mov	r2, r6
  4042fa:	4620      	mov	r0, r4
  4042fc:	f000 fc74 	bl	404be8 <__pow5mult>
  404300:	4652      	mov	r2, sl
  404302:	4601      	mov	r1, r0
  404304:	4607      	mov	r7, r0
  404306:	4620      	mov	r0, r4
  404308:	f000 fbe1 	bl	404ace <__multiply>
  40430c:	4651      	mov	r1, sl
  40430e:	900a      	str	r0, [sp, #40]	; 0x28
  404310:	4620      	mov	r0, r4
  404312:	f000 fb33 	bl	40497c <_Bfree>
  404316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404318:	469a      	mov	sl, r3
  40431a:	9b08      	ldr	r3, [sp, #32]
  40431c:	1b9a      	subs	r2, r3, r6
  40431e:	d004      	beq.n	40432a <_dtoa_r+0x782>
  404320:	4651      	mov	r1, sl
  404322:	4620      	mov	r0, r4
  404324:	f000 fc60 	bl	404be8 <__pow5mult>
  404328:	4682      	mov	sl, r0
  40432a:	2101      	movs	r1, #1
  40432c:	4620      	mov	r0, r4
  40432e:	f000 fbc5 	bl	404abc <__i2b>
  404332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404334:	2b00      	cmp	r3, #0
  404336:	4606      	mov	r6, r0
  404338:	f340 80e1 	ble.w	4044fe <_dtoa_r+0x956>
  40433c:	461a      	mov	r2, r3
  40433e:	4601      	mov	r1, r0
  404340:	4620      	mov	r0, r4
  404342:	f000 fc51 	bl	404be8 <__pow5mult>
  404346:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404348:	2b01      	cmp	r3, #1
  40434a:	4606      	mov	r6, r0
  40434c:	f340 80da 	ble.w	404504 <_dtoa_r+0x95c>
  404350:	2300      	movs	r3, #0
  404352:	9308      	str	r3, [sp, #32]
  404354:	6933      	ldr	r3, [r6, #16]
  404356:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  40435a:	6918      	ldr	r0, [r3, #16]
  40435c:	f000 fb60 	bl	404a20 <__hi0bits>
  404360:	f1c0 0020 	rsb	r0, r0, #32
  404364:	9b07      	ldr	r3, [sp, #28]
  404366:	4418      	add	r0, r3
  404368:	f010 001f 	ands.w	r0, r0, #31
  40436c:	f000 80f0 	beq.w	404550 <_dtoa_r+0x9a8>
  404370:	f1c0 0320 	rsb	r3, r0, #32
  404374:	2b04      	cmp	r3, #4
  404376:	f340 80e2 	ble.w	40453e <_dtoa_r+0x996>
  40437a:	9b07      	ldr	r3, [sp, #28]
  40437c:	f1c0 001c 	rsb	r0, r0, #28
  404380:	4480      	add	r8, r0
  404382:	4405      	add	r5, r0
  404384:	4403      	add	r3, r0
  404386:	9307      	str	r3, [sp, #28]
  404388:	f1b8 0f00 	cmp.w	r8, #0
  40438c:	dd05      	ble.n	40439a <_dtoa_r+0x7f2>
  40438e:	4651      	mov	r1, sl
  404390:	4642      	mov	r2, r8
  404392:	4620      	mov	r0, r4
  404394:	f000 fc76 	bl	404c84 <__lshift>
  404398:	4682      	mov	sl, r0
  40439a:	9b07      	ldr	r3, [sp, #28]
  40439c:	2b00      	cmp	r3, #0
  40439e:	dd05      	ble.n	4043ac <_dtoa_r+0x804>
  4043a0:	4631      	mov	r1, r6
  4043a2:	461a      	mov	r2, r3
  4043a4:	4620      	mov	r0, r4
  4043a6:	f000 fc6d 	bl	404c84 <__lshift>
  4043aa:	4606      	mov	r6, r0
  4043ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043ae:	2b00      	cmp	r3, #0
  4043b0:	f000 80d2 	beq.w	404558 <_dtoa_r+0x9b0>
  4043b4:	4631      	mov	r1, r6
  4043b6:	4650      	mov	r0, sl
  4043b8:	f000 fcb5 	bl	404d26 <__mcmp>
  4043bc:	2800      	cmp	r0, #0
  4043be:	f280 80cb 	bge.w	404558 <_dtoa_r+0x9b0>
  4043c2:	2300      	movs	r3, #0
  4043c4:	4651      	mov	r1, sl
  4043c6:	220a      	movs	r2, #10
  4043c8:	4620      	mov	r0, r4
  4043ca:	f000 faee 	bl	4049aa <__multadd>
  4043ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043d0:	f10b 3bff 	add.w	fp, fp, #4294967295
  4043d4:	4682      	mov	sl, r0
  4043d6:	2b00      	cmp	r3, #0
  4043d8:	f000 81aa 	beq.w	404730 <_dtoa_r+0xb88>
  4043dc:	2300      	movs	r3, #0
  4043de:	4639      	mov	r1, r7
  4043e0:	220a      	movs	r2, #10
  4043e2:	4620      	mov	r0, r4
  4043e4:	f000 fae1 	bl	4049aa <__multadd>
  4043e8:	9b04      	ldr	r3, [sp, #16]
  4043ea:	2b00      	cmp	r3, #0
  4043ec:	4607      	mov	r7, r0
  4043ee:	dc03      	bgt.n	4043f8 <_dtoa_r+0x850>
  4043f0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4043f2:	2b02      	cmp	r3, #2
  4043f4:	f300 80b8 	bgt.w	404568 <_dtoa_r+0x9c0>
  4043f8:	2d00      	cmp	r5, #0
  4043fa:	dd05      	ble.n	404408 <_dtoa_r+0x860>
  4043fc:	4639      	mov	r1, r7
  4043fe:	462a      	mov	r2, r5
  404400:	4620      	mov	r0, r4
  404402:	f000 fc3f 	bl	404c84 <__lshift>
  404406:	4607      	mov	r7, r0
  404408:	9b08      	ldr	r3, [sp, #32]
  40440a:	2b00      	cmp	r3, #0
  40440c:	f000 8110 	beq.w	404630 <_dtoa_r+0xa88>
  404410:	6879      	ldr	r1, [r7, #4]
  404412:	4620      	mov	r0, r4
  404414:	f000 fa7e 	bl	404914 <_Balloc>
  404418:	693a      	ldr	r2, [r7, #16]
  40441a:	3202      	adds	r2, #2
  40441c:	4605      	mov	r5, r0
  40441e:	0092      	lsls	r2, r2, #2
  404420:	f107 010c 	add.w	r1, r7, #12
  404424:	300c      	adds	r0, #12
  404426:	f7fe fcaf 	bl	402d88 <memcpy>
  40442a:	2201      	movs	r2, #1
  40442c:	4629      	mov	r1, r5
  40442e:	4620      	mov	r0, r4
  404430:	f000 fc28 	bl	404c84 <__lshift>
  404434:	9b02      	ldr	r3, [sp, #8]
  404436:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40443a:	9707      	str	r7, [sp, #28]
  40443c:	f003 0301 	and.w	r3, r3, #1
  404440:	4607      	mov	r7, r0
  404442:	9308      	str	r3, [sp, #32]
  404444:	4631      	mov	r1, r6
  404446:	4650      	mov	r0, sl
  404448:	f7ff fb22 	bl	403a90 <quorem>
  40444c:	9907      	ldr	r1, [sp, #28]
  40444e:	4605      	mov	r5, r0
  404450:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404454:	4650      	mov	r0, sl
  404456:	f000 fc66 	bl	404d26 <__mcmp>
  40445a:	463a      	mov	r2, r7
  40445c:	9002      	str	r0, [sp, #8]
  40445e:	4631      	mov	r1, r6
  404460:	4620      	mov	r0, r4
  404462:	f000 fc7a 	bl	404d5a <__mdiff>
  404466:	68c3      	ldr	r3, [r0, #12]
  404468:	4602      	mov	r2, r0
  40446a:	2b00      	cmp	r3, #0
  40446c:	f040 80e2 	bne.w	404634 <_dtoa_r+0xa8c>
  404470:	4601      	mov	r1, r0
  404472:	9009      	str	r0, [sp, #36]	; 0x24
  404474:	4650      	mov	r0, sl
  404476:	f000 fc56 	bl	404d26 <__mcmp>
  40447a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40447c:	4603      	mov	r3, r0
  40447e:	4611      	mov	r1, r2
  404480:	4620      	mov	r0, r4
  404482:	9309      	str	r3, [sp, #36]	; 0x24
  404484:	f000 fa7a 	bl	40497c <_Bfree>
  404488:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40448a:	2b00      	cmp	r3, #0
  40448c:	f040 80d4 	bne.w	404638 <_dtoa_r+0xa90>
  404490:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404492:	2a00      	cmp	r2, #0
  404494:	f040 80d0 	bne.w	404638 <_dtoa_r+0xa90>
  404498:	9a08      	ldr	r2, [sp, #32]
  40449a:	2a00      	cmp	r2, #0
  40449c:	f040 80cc 	bne.w	404638 <_dtoa_r+0xa90>
  4044a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4044a4:	f000 80e8 	beq.w	404678 <_dtoa_r+0xad0>
  4044a8:	9b02      	ldr	r3, [sp, #8]
  4044aa:	2b00      	cmp	r3, #0
  4044ac:	dd01      	ble.n	4044b2 <_dtoa_r+0x90a>
  4044ae:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4044b2:	f108 0501 	add.w	r5, r8, #1
  4044b6:	f888 9000 	strb.w	r9, [r8]
  4044ba:	e06a      	b.n	404592 <_dtoa_r+0x9ea>
  4044bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4044c2:	e6f7      	b.n	4042b4 <_dtoa_r+0x70c>
  4044c4:	9b08      	ldr	r3, [sp, #32]
  4044c6:	f109 36ff 	add.w	r6, r9, #4294967295
  4044ca:	42b3      	cmp	r3, r6
  4044cc:	bfbf      	itttt	lt
  4044ce:	9b08      	ldrlt	r3, [sp, #32]
  4044d0:	9608      	strlt	r6, [sp, #32]
  4044d2:	1af2      	sublt	r2, r6, r3
  4044d4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  4044d6:	bfb7      	itett	lt
  4044d8:	189b      	addlt	r3, r3, r2
  4044da:	1b9e      	subge	r6, r3, r6
  4044dc:	930c      	strlt	r3, [sp, #48]	; 0x30
  4044de:	2600      	movlt	r6, #0
  4044e0:	f1b9 0f00 	cmp.w	r9, #0
  4044e4:	bfb9      	ittee	lt
  4044e6:	eba8 0509 	sublt.w	r5, r8, r9
  4044ea:	2300      	movlt	r3, #0
  4044ec:	4645      	movge	r5, r8
  4044ee:	464b      	movge	r3, r9
  4044f0:	e6e2      	b.n	4042b8 <_dtoa_r+0x710>
  4044f2:	9e08      	ldr	r6, [sp, #32]
  4044f4:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4044f6:	4645      	mov	r5, r8
  4044f8:	e6e7      	b.n	4042ca <_dtoa_r+0x722>
  4044fa:	9a08      	ldr	r2, [sp, #32]
  4044fc:	e710      	b.n	404320 <_dtoa_r+0x778>
  4044fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404500:	2b01      	cmp	r3, #1
  404502:	dc18      	bgt.n	404536 <_dtoa_r+0x98e>
  404504:	9b02      	ldr	r3, [sp, #8]
  404506:	b9b3      	cbnz	r3, 404536 <_dtoa_r+0x98e>
  404508:	9b03      	ldr	r3, [sp, #12]
  40450a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40450e:	b9a3      	cbnz	r3, 40453a <_dtoa_r+0x992>
  404510:	9b03      	ldr	r3, [sp, #12]
  404512:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  404516:	0d1b      	lsrs	r3, r3, #20
  404518:	051b      	lsls	r3, r3, #20
  40451a:	b12b      	cbz	r3, 404528 <_dtoa_r+0x980>
  40451c:	9b07      	ldr	r3, [sp, #28]
  40451e:	3301      	adds	r3, #1
  404520:	9307      	str	r3, [sp, #28]
  404522:	f108 0801 	add.w	r8, r8, #1
  404526:	2301      	movs	r3, #1
  404528:	9308      	str	r3, [sp, #32]
  40452a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40452c:	2b00      	cmp	r3, #0
  40452e:	f47f af11 	bne.w	404354 <_dtoa_r+0x7ac>
  404532:	2001      	movs	r0, #1
  404534:	e716      	b.n	404364 <_dtoa_r+0x7bc>
  404536:	2300      	movs	r3, #0
  404538:	e7f6      	b.n	404528 <_dtoa_r+0x980>
  40453a:	9b02      	ldr	r3, [sp, #8]
  40453c:	e7f4      	b.n	404528 <_dtoa_r+0x980>
  40453e:	f43f af23 	beq.w	404388 <_dtoa_r+0x7e0>
  404542:	9a07      	ldr	r2, [sp, #28]
  404544:	331c      	adds	r3, #28
  404546:	441a      	add	r2, r3
  404548:	4498      	add	r8, r3
  40454a:	441d      	add	r5, r3
  40454c:	4613      	mov	r3, r2
  40454e:	e71a      	b.n	404386 <_dtoa_r+0x7de>
  404550:	4603      	mov	r3, r0
  404552:	e7f6      	b.n	404542 <_dtoa_r+0x99a>
  404554:	40240000 	.word	0x40240000
  404558:	f1b9 0f00 	cmp.w	r9, #0
  40455c:	dc33      	bgt.n	4045c6 <_dtoa_r+0xa1e>
  40455e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404560:	2b02      	cmp	r3, #2
  404562:	dd30      	ble.n	4045c6 <_dtoa_r+0xa1e>
  404564:	f8cd 9010 	str.w	r9, [sp, #16]
  404568:	9b04      	ldr	r3, [sp, #16]
  40456a:	b963      	cbnz	r3, 404586 <_dtoa_r+0x9de>
  40456c:	4631      	mov	r1, r6
  40456e:	2205      	movs	r2, #5
  404570:	4620      	mov	r0, r4
  404572:	f000 fa1a 	bl	4049aa <__multadd>
  404576:	4601      	mov	r1, r0
  404578:	4606      	mov	r6, r0
  40457a:	4650      	mov	r0, sl
  40457c:	f000 fbd3 	bl	404d26 <__mcmp>
  404580:	2800      	cmp	r0, #0
  404582:	f73f ad5c 	bgt.w	40403e <_dtoa_r+0x496>
  404586:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404588:	9d06      	ldr	r5, [sp, #24]
  40458a:	ea6f 0b03 	mvn.w	fp, r3
  40458e:	2300      	movs	r3, #0
  404590:	9307      	str	r3, [sp, #28]
  404592:	4631      	mov	r1, r6
  404594:	4620      	mov	r0, r4
  404596:	f000 f9f1 	bl	40497c <_Bfree>
  40459a:	2f00      	cmp	r7, #0
  40459c:	f43f ae4b 	beq.w	404236 <_dtoa_r+0x68e>
  4045a0:	9b07      	ldr	r3, [sp, #28]
  4045a2:	b12b      	cbz	r3, 4045b0 <_dtoa_r+0xa08>
  4045a4:	42bb      	cmp	r3, r7
  4045a6:	d003      	beq.n	4045b0 <_dtoa_r+0xa08>
  4045a8:	4619      	mov	r1, r3
  4045aa:	4620      	mov	r0, r4
  4045ac:	f000 f9e6 	bl	40497c <_Bfree>
  4045b0:	4639      	mov	r1, r7
  4045b2:	4620      	mov	r0, r4
  4045b4:	f000 f9e2 	bl	40497c <_Bfree>
  4045b8:	e63d      	b.n	404236 <_dtoa_r+0x68e>
  4045ba:	2600      	movs	r6, #0
  4045bc:	4637      	mov	r7, r6
  4045be:	e7e2      	b.n	404586 <_dtoa_r+0x9de>
  4045c0:	46bb      	mov	fp, r7
  4045c2:	4637      	mov	r7, r6
  4045c4:	e53b      	b.n	40403e <_dtoa_r+0x496>
  4045c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045c8:	f8cd 9010 	str.w	r9, [sp, #16]
  4045cc:	2b00      	cmp	r3, #0
  4045ce:	f47f af13 	bne.w	4043f8 <_dtoa_r+0x850>
  4045d2:	9d06      	ldr	r5, [sp, #24]
  4045d4:	4631      	mov	r1, r6
  4045d6:	4650      	mov	r0, sl
  4045d8:	f7ff fa5a 	bl	403a90 <quorem>
  4045dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4045e0:	f805 9b01 	strb.w	r9, [r5], #1
  4045e4:	9b06      	ldr	r3, [sp, #24]
  4045e6:	9a04      	ldr	r2, [sp, #16]
  4045e8:	1aeb      	subs	r3, r5, r3
  4045ea:	429a      	cmp	r2, r3
  4045ec:	f300 8083 	bgt.w	4046f6 <_dtoa_r+0xb4e>
  4045f0:	9b06      	ldr	r3, [sp, #24]
  4045f2:	2a01      	cmp	r2, #1
  4045f4:	bfac      	ite	ge
  4045f6:	189b      	addge	r3, r3, r2
  4045f8:	3301      	addlt	r3, #1
  4045fa:	4698      	mov	r8, r3
  4045fc:	2300      	movs	r3, #0
  4045fe:	9307      	str	r3, [sp, #28]
  404600:	4651      	mov	r1, sl
  404602:	2201      	movs	r2, #1
  404604:	4620      	mov	r0, r4
  404606:	f000 fb3d 	bl	404c84 <__lshift>
  40460a:	4631      	mov	r1, r6
  40460c:	4682      	mov	sl, r0
  40460e:	f000 fb8a 	bl	404d26 <__mcmp>
  404612:	2800      	cmp	r0, #0
  404614:	dc35      	bgt.n	404682 <_dtoa_r+0xada>
  404616:	d102      	bne.n	40461e <_dtoa_r+0xa76>
  404618:	f019 0f01 	tst.w	r9, #1
  40461c:	d131      	bne.n	404682 <_dtoa_r+0xada>
  40461e:	4645      	mov	r5, r8
  404620:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404624:	2b30      	cmp	r3, #48	; 0x30
  404626:	f105 32ff 	add.w	r2, r5, #4294967295
  40462a:	d1b2      	bne.n	404592 <_dtoa_r+0x9ea>
  40462c:	4615      	mov	r5, r2
  40462e:	e7f7      	b.n	404620 <_dtoa_r+0xa78>
  404630:	4638      	mov	r0, r7
  404632:	e6ff      	b.n	404434 <_dtoa_r+0x88c>
  404634:	2301      	movs	r3, #1
  404636:	e722      	b.n	40447e <_dtoa_r+0x8d6>
  404638:	9a02      	ldr	r2, [sp, #8]
  40463a:	2a00      	cmp	r2, #0
  40463c:	db04      	blt.n	404648 <_dtoa_r+0xaa0>
  40463e:	d129      	bne.n	404694 <_dtoa_r+0xaec>
  404640:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404642:	bb3a      	cbnz	r2, 404694 <_dtoa_r+0xaec>
  404644:	9a08      	ldr	r2, [sp, #32]
  404646:	bb2a      	cbnz	r2, 404694 <_dtoa_r+0xaec>
  404648:	2b00      	cmp	r3, #0
  40464a:	f77f af32 	ble.w	4044b2 <_dtoa_r+0x90a>
  40464e:	4651      	mov	r1, sl
  404650:	2201      	movs	r2, #1
  404652:	4620      	mov	r0, r4
  404654:	f000 fb16 	bl	404c84 <__lshift>
  404658:	4631      	mov	r1, r6
  40465a:	4682      	mov	sl, r0
  40465c:	f000 fb63 	bl	404d26 <__mcmp>
  404660:	2800      	cmp	r0, #0
  404662:	dc05      	bgt.n	404670 <_dtoa_r+0xac8>
  404664:	f47f af25 	bne.w	4044b2 <_dtoa_r+0x90a>
  404668:	f019 0f01 	tst.w	r9, #1
  40466c:	f43f af21 	beq.w	4044b2 <_dtoa_r+0x90a>
  404670:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404674:	f47f af1b 	bne.w	4044ae <_dtoa_r+0x906>
  404678:	2339      	movs	r3, #57	; 0x39
  40467a:	f888 3000 	strb.w	r3, [r8]
  40467e:	f108 0801 	add.w	r8, r8, #1
  404682:	4645      	mov	r5, r8
  404684:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404688:	2b39      	cmp	r3, #57	; 0x39
  40468a:	f105 32ff 	add.w	r2, r5, #4294967295
  40468e:	d03a      	beq.n	404706 <_dtoa_r+0xb5e>
  404690:	3301      	adds	r3, #1
  404692:	e03f      	b.n	404714 <_dtoa_r+0xb6c>
  404694:	2b00      	cmp	r3, #0
  404696:	f108 0501 	add.w	r5, r8, #1
  40469a:	dd05      	ble.n	4046a8 <_dtoa_r+0xb00>
  40469c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4046a0:	d0ea      	beq.n	404678 <_dtoa_r+0xad0>
  4046a2:	f109 0901 	add.w	r9, r9, #1
  4046a6:	e706      	b.n	4044b6 <_dtoa_r+0x90e>
  4046a8:	9b06      	ldr	r3, [sp, #24]
  4046aa:	9a04      	ldr	r2, [sp, #16]
  4046ac:	f805 9c01 	strb.w	r9, [r5, #-1]
  4046b0:	1aeb      	subs	r3, r5, r3
  4046b2:	4293      	cmp	r3, r2
  4046b4:	46a8      	mov	r8, r5
  4046b6:	d0a3      	beq.n	404600 <_dtoa_r+0xa58>
  4046b8:	4651      	mov	r1, sl
  4046ba:	2300      	movs	r3, #0
  4046bc:	220a      	movs	r2, #10
  4046be:	4620      	mov	r0, r4
  4046c0:	f000 f973 	bl	4049aa <__multadd>
  4046c4:	9b07      	ldr	r3, [sp, #28]
  4046c6:	9907      	ldr	r1, [sp, #28]
  4046c8:	42bb      	cmp	r3, r7
  4046ca:	4682      	mov	sl, r0
  4046cc:	f04f 0300 	mov.w	r3, #0
  4046d0:	f04f 020a 	mov.w	r2, #10
  4046d4:	4620      	mov	r0, r4
  4046d6:	d104      	bne.n	4046e2 <_dtoa_r+0xb3a>
  4046d8:	f000 f967 	bl	4049aa <__multadd>
  4046dc:	9007      	str	r0, [sp, #28]
  4046de:	4607      	mov	r7, r0
  4046e0:	e6b0      	b.n	404444 <_dtoa_r+0x89c>
  4046e2:	f000 f962 	bl	4049aa <__multadd>
  4046e6:	2300      	movs	r3, #0
  4046e8:	9007      	str	r0, [sp, #28]
  4046ea:	220a      	movs	r2, #10
  4046ec:	4639      	mov	r1, r7
  4046ee:	4620      	mov	r0, r4
  4046f0:	f000 f95b 	bl	4049aa <__multadd>
  4046f4:	e7f3      	b.n	4046de <_dtoa_r+0xb36>
  4046f6:	4651      	mov	r1, sl
  4046f8:	2300      	movs	r3, #0
  4046fa:	220a      	movs	r2, #10
  4046fc:	4620      	mov	r0, r4
  4046fe:	f000 f954 	bl	4049aa <__multadd>
  404702:	4682      	mov	sl, r0
  404704:	e766      	b.n	4045d4 <_dtoa_r+0xa2c>
  404706:	9b06      	ldr	r3, [sp, #24]
  404708:	4293      	cmp	r3, r2
  40470a:	d105      	bne.n	404718 <_dtoa_r+0xb70>
  40470c:	9a06      	ldr	r2, [sp, #24]
  40470e:	f10b 0b01 	add.w	fp, fp, #1
  404712:	2331      	movs	r3, #49	; 0x31
  404714:	7013      	strb	r3, [r2, #0]
  404716:	e73c      	b.n	404592 <_dtoa_r+0x9ea>
  404718:	4615      	mov	r5, r2
  40471a:	e7b3      	b.n	404684 <_dtoa_r+0xadc>
  40471c:	4b09      	ldr	r3, [pc, #36]	; (404744 <_dtoa_r+0xb9c>)
  40471e:	f7ff baa5 	b.w	403c6c <_dtoa_r+0xc4>
  404722:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404724:	2b00      	cmp	r3, #0
  404726:	f47f aa7f 	bne.w	403c28 <_dtoa_r+0x80>
  40472a:	4b07      	ldr	r3, [pc, #28]	; (404748 <_dtoa_r+0xba0>)
  40472c:	f7ff ba9e 	b.w	403c6c <_dtoa_r+0xc4>
  404730:	9b04      	ldr	r3, [sp, #16]
  404732:	2b00      	cmp	r3, #0
  404734:	f73f af4d 	bgt.w	4045d2 <_dtoa_r+0xa2a>
  404738:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40473a:	2b02      	cmp	r3, #2
  40473c:	f77f af49 	ble.w	4045d2 <_dtoa_r+0xa2a>
  404740:	e712      	b.n	404568 <_dtoa_r+0x9c0>
  404742:	bf00      	nop
  404744:	00406d72 	.word	0x00406d72
  404748:	00406c2e 	.word	0x00406c2e

0040474c <_localeconv_r>:
  40474c:	4b04      	ldr	r3, [pc, #16]	; (404760 <_localeconv_r+0x14>)
  40474e:	681b      	ldr	r3, [r3, #0]
  404750:	6a18      	ldr	r0, [r3, #32]
  404752:	4b04      	ldr	r3, [pc, #16]	; (404764 <_localeconv_r+0x18>)
  404754:	2800      	cmp	r0, #0
  404756:	bf08      	it	eq
  404758:	4618      	moveq	r0, r3
  40475a:	30f0      	adds	r0, #240	; 0xf0
  40475c:	4770      	bx	lr
  40475e:	bf00      	nop
  404760:	2000009c 	.word	0x2000009c
  404764:	20000100 	.word	0x20000100

00404768 <_lseek_r>:
  404768:	b538      	push	{r3, r4, r5, lr}
  40476a:	4c07      	ldr	r4, [pc, #28]	; (404788 <_lseek_r+0x20>)
  40476c:	4605      	mov	r5, r0
  40476e:	4608      	mov	r0, r1
  404770:	4611      	mov	r1, r2
  404772:	2200      	movs	r2, #0
  404774:	6022      	str	r2, [r4, #0]
  404776:	461a      	mov	r2, r3
  404778:	f7fc ff84 	bl	401684 <_lseek>
  40477c:	1c43      	adds	r3, r0, #1
  40477e:	d102      	bne.n	404786 <_lseek_r+0x1e>
  404780:	6823      	ldr	r3, [r4, #0]
  404782:	b103      	cbz	r3, 404786 <_lseek_r+0x1e>
  404784:	602b      	str	r3, [r5, #0]
  404786:	bd38      	pop	{r3, r4, r5, pc}
  404788:	20000424 	.word	0x20000424

0040478c <__swhatbuf_r>:
  40478c:	b570      	push	{r4, r5, r6, lr}
  40478e:	460e      	mov	r6, r1
  404790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404794:	2900      	cmp	r1, #0
  404796:	b090      	sub	sp, #64	; 0x40
  404798:	4614      	mov	r4, r2
  40479a:	461d      	mov	r5, r3
  40479c:	da07      	bge.n	4047ae <__swhatbuf_r+0x22>
  40479e:	2300      	movs	r3, #0
  4047a0:	602b      	str	r3, [r5, #0]
  4047a2:	89b3      	ldrh	r3, [r6, #12]
  4047a4:	061a      	lsls	r2, r3, #24
  4047a6:	d410      	bmi.n	4047ca <__swhatbuf_r+0x3e>
  4047a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4047ac:	e00e      	b.n	4047cc <__swhatbuf_r+0x40>
  4047ae:	aa01      	add	r2, sp, #4
  4047b0:	f001 fb06 	bl	405dc0 <_fstat_r>
  4047b4:	2800      	cmp	r0, #0
  4047b6:	dbf2      	blt.n	40479e <__swhatbuf_r+0x12>
  4047b8:	9a02      	ldr	r2, [sp, #8]
  4047ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4047be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  4047c2:	425a      	negs	r2, r3
  4047c4:	415a      	adcs	r2, r3
  4047c6:	602a      	str	r2, [r5, #0]
  4047c8:	e7ee      	b.n	4047a8 <__swhatbuf_r+0x1c>
  4047ca:	2340      	movs	r3, #64	; 0x40
  4047cc:	2000      	movs	r0, #0
  4047ce:	6023      	str	r3, [r4, #0]
  4047d0:	b010      	add	sp, #64	; 0x40
  4047d2:	bd70      	pop	{r4, r5, r6, pc}

004047d4 <__smakebuf_r>:
  4047d4:	898b      	ldrh	r3, [r1, #12]
  4047d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  4047d8:	079d      	lsls	r5, r3, #30
  4047da:	4606      	mov	r6, r0
  4047dc:	460c      	mov	r4, r1
  4047de:	d507      	bpl.n	4047f0 <__smakebuf_r+0x1c>
  4047e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4047e4:	6023      	str	r3, [r4, #0]
  4047e6:	6123      	str	r3, [r4, #16]
  4047e8:	2301      	movs	r3, #1
  4047ea:	6163      	str	r3, [r4, #20]
  4047ec:	b002      	add	sp, #8
  4047ee:	bd70      	pop	{r4, r5, r6, pc}
  4047f0:	ab01      	add	r3, sp, #4
  4047f2:	466a      	mov	r2, sp
  4047f4:	f7ff ffca 	bl	40478c <__swhatbuf_r>
  4047f8:	9900      	ldr	r1, [sp, #0]
  4047fa:	4605      	mov	r5, r0
  4047fc:	4630      	mov	r0, r6
  4047fe:	f7fe fb25 	bl	402e4c <_malloc_r>
  404802:	b948      	cbnz	r0, 404818 <__smakebuf_r+0x44>
  404804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404808:	059a      	lsls	r2, r3, #22
  40480a:	d4ef      	bmi.n	4047ec <__smakebuf_r+0x18>
  40480c:	f023 0303 	bic.w	r3, r3, #3
  404810:	f043 0302 	orr.w	r3, r3, #2
  404814:	81a3      	strh	r3, [r4, #12]
  404816:	e7e3      	b.n	4047e0 <__smakebuf_r+0xc>
  404818:	4b0d      	ldr	r3, [pc, #52]	; (404850 <__smakebuf_r+0x7c>)
  40481a:	62b3      	str	r3, [r6, #40]	; 0x28
  40481c:	89a3      	ldrh	r3, [r4, #12]
  40481e:	6020      	str	r0, [r4, #0]
  404820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404824:	81a3      	strh	r3, [r4, #12]
  404826:	9b00      	ldr	r3, [sp, #0]
  404828:	6163      	str	r3, [r4, #20]
  40482a:	9b01      	ldr	r3, [sp, #4]
  40482c:	6120      	str	r0, [r4, #16]
  40482e:	b15b      	cbz	r3, 404848 <__smakebuf_r+0x74>
  404830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404834:	4630      	mov	r0, r6
  404836:	f001 fad5 	bl	405de4 <_isatty_r>
  40483a:	b128      	cbz	r0, 404848 <__smakebuf_r+0x74>
  40483c:	89a3      	ldrh	r3, [r4, #12]
  40483e:	f023 0303 	bic.w	r3, r3, #3
  404842:	f043 0301 	orr.w	r3, r3, #1
  404846:	81a3      	strh	r3, [r4, #12]
  404848:	89a3      	ldrh	r3, [r4, #12]
  40484a:	431d      	orrs	r5, r3
  40484c:	81a5      	strh	r5, [r4, #12]
  40484e:	e7cd      	b.n	4047ec <__smakebuf_r+0x18>
  404850:	00402b75 	.word	0x00402b75

00404854 <malloc>:
  404854:	4b02      	ldr	r3, [pc, #8]	; (404860 <malloc+0xc>)
  404856:	4601      	mov	r1, r0
  404858:	6818      	ldr	r0, [r3, #0]
  40485a:	f7fe baf7 	b.w	402e4c <_malloc_r>
  40485e:	bf00      	nop
  404860:	2000009c 	.word	0x2000009c
	...

00404870 <memchr>:
  404870:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404874:	2a10      	cmp	r2, #16
  404876:	db2b      	blt.n	4048d0 <memchr+0x60>
  404878:	f010 0f07 	tst.w	r0, #7
  40487c:	d008      	beq.n	404890 <memchr+0x20>
  40487e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404882:	3a01      	subs	r2, #1
  404884:	428b      	cmp	r3, r1
  404886:	d02d      	beq.n	4048e4 <memchr+0x74>
  404888:	f010 0f07 	tst.w	r0, #7
  40488c:	b342      	cbz	r2, 4048e0 <memchr+0x70>
  40488e:	d1f6      	bne.n	40487e <memchr+0xe>
  404890:	b4f0      	push	{r4, r5, r6, r7}
  404892:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404896:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40489a:	f022 0407 	bic.w	r4, r2, #7
  40489e:	f07f 0700 	mvns.w	r7, #0
  4048a2:	2300      	movs	r3, #0
  4048a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4048a8:	3c08      	subs	r4, #8
  4048aa:	ea85 0501 	eor.w	r5, r5, r1
  4048ae:	ea86 0601 	eor.w	r6, r6, r1
  4048b2:	fa85 f547 	uadd8	r5, r5, r7
  4048b6:	faa3 f587 	sel	r5, r3, r7
  4048ba:	fa86 f647 	uadd8	r6, r6, r7
  4048be:	faa5 f687 	sel	r6, r5, r7
  4048c2:	b98e      	cbnz	r6, 4048e8 <memchr+0x78>
  4048c4:	d1ee      	bne.n	4048a4 <memchr+0x34>
  4048c6:	bcf0      	pop	{r4, r5, r6, r7}
  4048c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4048cc:	f002 0207 	and.w	r2, r2, #7
  4048d0:	b132      	cbz	r2, 4048e0 <memchr+0x70>
  4048d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4048d6:	3a01      	subs	r2, #1
  4048d8:	ea83 0301 	eor.w	r3, r3, r1
  4048dc:	b113      	cbz	r3, 4048e4 <memchr+0x74>
  4048de:	d1f8      	bne.n	4048d2 <memchr+0x62>
  4048e0:	2000      	movs	r0, #0
  4048e2:	4770      	bx	lr
  4048e4:	3801      	subs	r0, #1
  4048e6:	4770      	bx	lr
  4048e8:	2d00      	cmp	r5, #0
  4048ea:	bf06      	itte	eq
  4048ec:	4635      	moveq	r5, r6
  4048ee:	3803      	subeq	r0, #3
  4048f0:	3807      	subne	r0, #7
  4048f2:	f015 0f01 	tst.w	r5, #1
  4048f6:	d107      	bne.n	404908 <memchr+0x98>
  4048f8:	3001      	adds	r0, #1
  4048fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4048fe:	bf02      	ittt	eq
  404900:	3001      	addeq	r0, #1
  404902:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404906:	3001      	addeq	r0, #1
  404908:	bcf0      	pop	{r4, r5, r6, r7}
  40490a:	3801      	subs	r0, #1
  40490c:	4770      	bx	lr
  40490e:	bf00      	nop

00404910 <__malloc_lock>:
  404910:	4770      	bx	lr

00404912 <__malloc_unlock>:
  404912:	4770      	bx	lr

00404914 <_Balloc>:
  404914:	b570      	push	{r4, r5, r6, lr}
  404916:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404918:	4604      	mov	r4, r0
  40491a:	460e      	mov	r6, r1
  40491c:	b93d      	cbnz	r5, 40492e <_Balloc+0x1a>
  40491e:	2010      	movs	r0, #16
  404920:	f7ff ff98 	bl	404854 <malloc>
  404924:	6260      	str	r0, [r4, #36]	; 0x24
  404926:	6045      	str	r5, [r0, #4]
  404928:	6085      	str	r5, [r0, #8]
  40492a:	6005      	str	r5, [r0, #0]
  40492c:	60c5      	str	r5, [r0, #12]
  40492e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404930:	68eb      	ldr	r3, [r5, #12]
  404932:	b183      	cbz	r3, 404956 <_Balloc+0x42>
  404934:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404936:	68db      	ldr	r3, [r3, #12]
  404938:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  40493c:	b9b8      	cbnz	r0, 40496e <_Balloc+0x5a>
  40493e:	2101      	movs	r1, #1
  404940:	fa01 f506 	lsl.w	r5, r1, r6
  404944:	1d6a      	adds	r2, r5, #5
  404946:	0092      	lsls	r2, r2, #2
  404948:	4620      	mov	r0, r4
  40494a:	f000 fab3 	bl	404eb4 <_calloc_r>
  40494e:	b160      	cbz	r0, 40496a <_Balloc+0x56>
  404950:	6046      	str	r6, [r0, #4]
  404952:	6085      	str	r5, [r0, #8]
  404954:	e00e      	b.n	404974 <_Balloc+0x60>
  404956:	2221      	movs	r2, #33	; 0x21
  404958:	2104      	movs	r1, #4
  40495a:	4620      	mov	r0, r4
  40495c:	f000 faaa 	bl	404eb4 <_calloc_r>
  404960:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404962:	60e8      	str	r0, [r5, #12]
  404964:	68db      	ldr	r3, [r3, #12]
  404966:	2b00      	cmp	r3, #0
  404968:	d1e4      	bne.n	404934 <_Balloc+0x20>
  40496a:	2000      	movs	r0, #0
  40496c:	bd70      	pop	{r4, r5, r6, pc}
  40496e:	6802      	ldr	r2, [r0, #0]
  404970:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404974:	2300      	movs	r3, #0
  404976:	6103      	str	r3, [r0, #16]
  404978:	60c3      	str	r3, [r0, #12]
  40497a:	bd70      	pop	{r4, r5, r6, pc}

0040497c <_Bfree>:
  40497c:	b570      	push	{r4, r5, r6, lr}
  40497e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404980:	4606      	mov	r6, r0
  404982:	460d      	mov	r5, r1
  404984:	b93c      	cbnz	r4, 404996 <_Bfree+0x1a>
  404986:	2010      	movs	r0, #16
  404988:	f7ff ff64 	bl	404854 <malloc>
  40498c:	6270      	str	r0, [r6, #36]	; 0x24
  40498e:	6044      	str	r4, [r0, #4]
  404990:	6084      	str	r4, [r0, #8]
  404992:	6004      	str	r4, [r0, #0]
  404994:	60c4      	str	r4, [r0, #12]
  404996:	b13d      	cbz	r5, 4049a8 <_Bfree+0x2c>
  404998:	6a73      	ldr	r3, [r6, #36]	; 0x24
  40499a:	686a      	ldr	r2, [r5, #4]
  40499c:	68db      	ldr	r3, [r3, #12]
  40499e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4049a2:	6029      	str	r1, [r5, #0]
  4049a4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4049a8:	bd70      	pop	{r4, r5, r6, pc}

004049aa <__multadd>:
  4049aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049ae:	690d      	ldr	r5, [r1, #16]
  4049b0:	461f      	mov	r7, r3
  4049b2:	4606      	mov	r6, r0
  4049b4:	460c      	mov	r4, r1
  4049b6:	f101 0e14 	add.w	lr, r1, #20
  4049ba:	2300      	movs	r3, #0
  4049bc:	f8de 0000 	ldr.w	r0, [lr]
  4049c0:	b281      	uxth	r1, r0
  4049c2:	fb02 7101 	mla	r1, r2, r1, r7
  4049c6:	0c0f      	lsrs	r7, r1, #16
  4049c8:	0c00      	lsrs	r0, r0, #16
  4049ca:	fb02 7000 	mla	r0, r2, r0, r7
  4049ce:	b289      	uxth	r1, r1
  4049d0:	3301      	adds	r3, #1
  4049d2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  4049d6:	429d      	cmp	r5, r3
  4049d8:	ea4f 4710 	mov.w	r7, r0, lsr #16
  4049dc:	f84e 1b04 	str.w	r1, [lr], #4
  4049e0:	dcec      	bgt.n	4049bc <__multadd+0x12>
  4049e2:	b1d7      	cbz	r7, 404a1a <__multadd+0x70>
  4049e4:	68a3      	ldr	r3, [r4, #8]
  4049e6:	429d      	cmp	r5, r3
  4049e8:	db12      	blt.n	404a10 <__multadd+0x66>
  4049ea:	6861      	ldr	r1, [r4, #4]
  4049ec:	4630      	mov	r0, r6
  4049ee:	3101      	adds	r1, #1
  4049f0:	f7ff ff90 	bl	404914 <_Balloc>
  4049f4:	6922      	ldr	r2, [r4, #16]
  4049f6:	3202      	adds	r2, #2
  4049f8:	f104 010c 	add.w	r1, r4, #12
  4049fc:	4680      	mov	r8, r0
  4049fe:	0092      	lsls	r2, r2, #2
  404a00:	300c      	adds	r0, #12
  404a02:	f7fe f9c1 	bl	402d88 <memcpy>
  404a06:	4621      	mov	r1, r4
  404a08:	4630      	mov	r0, r6
  404a0a:	f7ff ffb7 	bl	40497c <_Bfree>
  404a0e:	4644      	mov	r4, r8
  404a10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404a14:	3501      	adds	r5, #1
  404a16:	615f      	str	r7, [r3, #20]
  404a18:	6125      	str	r5, [r4, #16]
  404a1a:	4620      	mov	r0, r4
  404a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404a20 <__hi0bits>:
  404a20:	0c02      	lsrs	r2, r0, #16
  404a22:	0412      	lsls	r2, r2, #16
  404a24:	4603      	mov	r3, r0
  404a26:	b9b2      	cbnz	r2, 404a56 <__hi0bits+0x36>
  404a28:	0403      	lsls	r3, r0, #16
  404a2a:	2010      	movs	r0, #16
  404a2c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a30:	bf04      	itt	eq
  404a32:	021b      	lsleq	r3, r3, #8
  404a34:	3008      	addeq	r0, #8
  404a36:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404a3a:	bf04      	itt	eq
  404a3c:	011b      	lsleq	r3, r3, #4
  404a3e:	3004      	addeq	r0, #4
  404a40:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404a44:	bf04      	itt	eq
  404a46:	009b      	lsleq	r3, r3, #2
  404a48:	3002      	addeq	r0, #2
  404a4a:	2b00      	cmp	r3, #0
  404a4c:	db06      	blt.n	404a5c <__hi0bits+0x3c>
  404a4e:	005b      	lsls	r3, r3, #1
  404a50:	d503      	bpl.n	404a5a <__hi0bits+0x3a>
  404a52:	3001      	adds	r0, #1
  404a54:	4770      	bx	lr
  404a56:	2000      	movs	r0, #0
  404a58:	e7e8      	b.n	404a2c <__hi0bits+0xc>
  404a5a:	2020      	movs	r0, #32
  404a5c:	4770      	bx	lr

00404a5e <__lo0bits>:
  404a5e:	6803      	ldr	r3, [r0, #0]
  404a60:	f013 0207 	ands.w	r2, r3, #7
  404a64:	4601      	mov	r1, r0
  404a66:	d00b      	beq.n	404a80 <__lo0bits+0x22>
  404a68:	07da      	lsls	r2, r3, #31
  404a6a:	d423      	bmi.n	404ab4 <__lo0bits+0x56>
  404a6c:	0798      	lsls	r0, r3, #30
  404a6e:	bf49      	itett	mi
  404a70:	085b      	lsrmi	r3, r3, #1
  404a72:	089b      	lsrpl	r3, r3, #2
  404a74:	2001      	movmi	r0, #1
  404a76:	600b      	strmi	r3, [r1, #0]
  404a78:	bf5c      	itt	pl
  404a7a:	600b      	strpl	r3, [r1, #0]
  404a7c:	2002      	movpl	r0, #2
  404a7e:	4770      	bx	lr
  404a80:	b298      	uxth	r0, r3
  404a82:	b9a8      	cbnz	r0, 404ab0 <__lo0bits+0x52>
  404a84:	0c1b      	lsrs	r3, r3, #16
  404a86:	2010      	movs	r0, #16
  404a88:	f013 0fff 	tst.w	r3, #255	; 0xff
  404a8c:	bf04      	itt	eq
  404a8e:	0a1b      	lsreq	r3, r3, #8
  404a90:	3008      	addeq	r0, #8
  404a92:	071a      	lsls	r2, r3, #28
  404a94:	bf04      	itt	eq
  404a96:	091b      	lsreq	r3, r3, #4
  404a98:	3004      	addeq	r0, #4
  404a9a:	079a      	lsls	r2, r3, #30
  404a9c:	bf04      	itt	eq
  404a9e:	089b      	lsreq	r3, r3, #2
  404aa0:	3002      	addeq	r0, #2
  404aa2:	07da      	lsls	r2, r3, #31
  404aa4:	d402      	bmi.n	404aac <__lo0bits+0x4e>
  404aa6:	085b      	lsrs	r3, r3, #1
  404aa8:	d006      	beq.n	404ab8 <__lo0bits+0x5a>
  404aaa:	3001      	adds	r0, #1
  404aac:	600b      	str	r3, [r1, #0]
  404aae:	4770      	bx	lr
  404ab0:	4610      	mov	r0, r2
  404ab2:	e7e9      	b.n	404a88 <__lo0bits+0x2a>
  404ab4:	2000      	movs	r0, #0
  404ab6:	4770      	bx	lr
  404ab8:	2020      	movs	r0, #32
  404aba:	4770      	bx	lr

00404abc <__i2b>:
  404abc:	b510      	push	{r4, lr}
  404abe:	460c      	mov	r4, r1
  404ac0:	2101      	movs	r1, #1
  404ac2:	f7ff ff27 	bl	404914 <_Balloc>
  404ac6:	2201      	movs	r2, #1
  404ac8:	6144      	str	r4, [r0, #20]
  404aca:	6102      	str	r2, [r0, #16]
  404acc:	bd10      	pop	{r4, pc}

00404ace <__multiply>:
  404ace:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ad2:	4614      	mov	r4, r2
  404ad4:	690a      	ldr	r2, [r1, #16]
  404ad6:	6923      	ldr	r3, [r4, #16]
  404ad8:	429a      	cmp	r2, r3
  404ada:	bfb8      	it	lt
  404adc:	460b      	movlt	r3, r1
  404ade:	4689      	mov	r9, r1
  404ae0:	bfbc      	itt	lt
  404ae2:	46a1      	movlt	r9, r4
  404ae4:	461c      	movlt	r4, r3
  404ae6:	f8d9 7010 	ldr.w	r7, [r9, #16]
  404aea:	f8d4 a010 	ldr.w	sl, [r4, #16]
  404aee:	f8d9 3008 	ldr.w	r3, [r9, #8]
  404af2:	f8d9 1004 	ldr.w	r1, [r9, #4]
  404af6:	eb07 060a 	add.w	r6, r7, sl
  404afa:	429e      	cmp	r6, r3
  404afc:	bfc8      	it	gt
  404afe:	3101      	addgt	r1, #1
  404b00:	f7ff ff08 	bl	404914 <_Balloc>
  404b04:	f100 0514 	add.w	r5, r0, #20
  404b08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  404b0c:	462b      	mov	r3, r5
  404b0e:	2200      	movs	r2, #0
  404b10:	4543      	cmp	r3, r8
  404b12:	d316      	bcc.n	404b42 <__multiply+0x74>
  404b14:	f104 0214 	add.w	r2, r4, #20
  404b18:	f109 0114 	add.w	r1, r9, #20
  404b1c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  404b20:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404b24:	9301      	str	r3, [sp, #4]
  404b26:	9c01      	ldr	r4, [sp, #4]
  404b28:	4294      	cmp	r4, r2
  404b2a:	4613      	mov	r3, r2
  404b2c:	d80c      	bhi.n	404b48 <__multiply+0x7a>
  404b2e:	2e00      	cmp	r6, #0
  404b30:	dd03      	ble.n	404b3a <__multiply+0x6c>
  404b32:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  404b36:	2b00      	cmp	r3, #0
  404b38:	d054      	beq.n	404be4 <__multiply+0x116>
  404b3a:	6106      	str	r6, [r0, #16]
  404b3c:	b003      	add	sp, #12
  404b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b42:	f843 2b04 	str.w	r2, [r3], #4
  404b46:	e7e3      	b.n	404b10 <__multiply+0x42>
  404b48:	f8b3 a000 	ldrh.w	sl, [r3]
  404b4c:	3204      	adds	r2, #4
  404b4e:	f1ba 0f00 	cmp.w	sl, #0
  404b52:	d020      	beq.n	404b96 <__multiply+0xc8>
  404b54:	46ae      	mov	lr, r5
  404b56:	4689      	mov	r9, r1
  404b58:	f04f 0c00 	mov.w	ip, #0
  404b5c:	f859 4b04 	ldr.w	r4, [r9], #4
  404b60:	f8be b000 	ldrh.w	fp, [lr]
  404b64:	b2a3      	uxth	r3, r4
  404b66:	fb0a b303 	mla	r3, sl, r3, fp
  404b6a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  404b6e:	f8de 4000 	ldr.w	r4, [lr]
  404b72:	4463      	add	r3, ip
  404b74:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404b78:	fb0a c40b 	mla	r4, sl, fp, ip
  404b7c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  404b80:	b29b      	uxth	r3, r3
  404b82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404b86:	454f      	cmp	r7, r9
  404b88:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404b8c:	f84e 3b04 	str.w	r3, [lr], #4
  404b90:	d8e4      	bhi.n	404b5c <__multiply+0x8e>
  404b92:	f8ce c000 	str.w	ip, [lr]
  404b96:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  404b9a:	f1b9 0f00 	cmp.w	r9, #0
  404b9e:	d01f      	beq.n	404be0 <__multiply+0x112>
  404ba0:	682b      	ldr	r3, [r5, #0]
  404ba2:	46ae      	mov	lr, r5
  404ba4:	468c      	mov	ip, r1
  404ba6:	f04f 0a00 	mov.w	sl, #0
  404baa:	f8bc 4000 	ldrh.w	r4, [ip]
  404bae:	f8be b002 	ldrh.w	fp, [lr, #2]
  404bb2:	fb09 b404 	mla	r4, r9, r4, fp
  404bb6:	44a2      	add	sl, r4
  404bb8:	b29b      	uxth	r3, r3
  404bba:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  404bbe:	f84e 3b04 	str.w	r3, [lr], #4
  404bc2:	f85c 3b04 	ldr.w	r3, [ip], #4
  404bc6:	f8be 4000 	ldrh.w	r4, [lr]
  404bca:	0c1b      	lsrs	r3, r3, #16
  404bcc:	fb09 4303 	mla	r3, r9, r3, r4
  404bd0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  404bd4:	4567      	cmp	r7, ip
  404bd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  404bda:	d8e6      	bhi.n	404baa <__multiply+0xdc>
  404bdc:	f8ce 3000 	str.w	r3, [lr]
  404be0:	3504      	adds	r5, #4
  404be2:	e7a0      	b.n	404b26 <__multiply+0x58>
  404be4:	3e01      	subs	r6, #1
  404be6:	e7a2      	b.n	404b2e <__multiply+0x60>

00404be8 <__pow5mult>:
  404be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404bec:	4615      	mov	r5, r2
  404bee:	f012 0203 	ands.w	r2, r2, #3
  404bf2:	4606      	mov	r6, r0
  404bf4:	460f      	mov	r7, r1
  404bf6:	d007      	beq.n	404c08 <__pow5mult+0x20>
  404bf8:	3a01      	subs	r2, #1
  404bfa:	4c21      	ldr	r4, [pc, #132]	; (404c80 <__pow5mult+0x98>)
  404bfc:	2300      	movs	r3, #0
  404bfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  404c02:	f7ff fed2 	bl	4049aa <__multadd>
  404c06:	4607      	mov	r7, r0
  404c08:	10ad      	asrs	r5, r5, #2
  404c0a:	d035      	beq.n	404c78 <__pow5mult+0x90>
  404c0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
  404c0e:	b93c      	cbnz	r4, 404c20 <__pow5mult+0x38>
  404c10:	2010      	movs	r0, #16
  404c12:	f7ff fe1f 	bl	404854 <malloc>
  404c16:	6270      	str	r0, [r6, #36]	; 0x24
  404c18:	6044      	str	r4, [r0, #4]
  404c1a:	6084      	str	r4, [r0, #8]
  404c1c:	6004      	str	r4, [r0, #0]
  404c1e:	60c4      	str	r4, [r0, #12]
  404c20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  404c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
  404c28:	b94c      	cbnz	r4, 404c3e <__pow5mult+0x56>
  404c2a:	f240 2171 	movw	r1, #625	; 0x271
  404c2e:	4630      	mov	r0, r6
  404c30:	f7ff ff44 	bl	404abc <__i2b>
  404c34:	2300      	movs	r3, #0
  404c36:	f8c8 0008 	str.w	r0, [r8, #8]
  404c3a:	4604      	mov	r4, r0
  404c3c:	6003      	str	r3, [r0, #0]
  404c3e:	f04f 0800 	mov.w	r8, #0
  404c42:	07eb      	lsls	r3, r5, #31
  404c44:	d50a      	bpl.n	404c5c <__pow5mult+0x74>
  404c46:	4639      	mov	r1, r7
  404c48:	4622      	mov	r2, r4
  404c4a:	4630      	mov	r0, r6
  404c4c:	f7ff ff3f 	bl	404ace <__multiply>
  404c50:	4639      	mov	r1, r7
  404c52:	4681      	mov	r9, r0
  404c54:	4630      	mov	r0, r6
  404c56:	f7ff fe91 	bl	40497c <_Bfree>
  404c5a:	464f      	mov	r7, r9
  404c5c:	106d      	asrs	r5, r5, #1
  404c5e:	d00b      	beq.n	404c78 <__pow5mult+0x90>
  404c60:	6820      	ldr	r0, [r4, #0]
  404c62:	b938      	cbnz	r0, 404c74 <__pow5mult+0x8c>
  404c64:	4622      	mov	r2, r4
  404c66:	4621      	mov	r1, r4
  404c68:	4630      	mov	r0, r6
  404c6a:	f7ff ff30 	bl	404ace <__multiply>
  404c6e:	6020      	str	r0, [r4, #0]
  404c70:	f8c0 8000 	str.w	r8, [r0]
  404c74:	4604      	mov	r4, r0
  404c76:	e7e4      	b.n	404c42 <__pow5mult+0x5a>
  404c78:	4638      	mov	r0, r7
  404c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c7e:	bf00      	nop
  404c80:	00406d30 	.word	0x00406d30

00404c84 <__lshift>:
  404c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404c88:	460c      	mov	r4, r1
  404c8a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  404c8e:	6923      	ldr	r3, [r4, #16]
  404c90:	6849      	ldr	r1, [r1, #4]
  404c92:	eb0a 0903 	add.w	r9, sl, r3
  404c96:	68a3      	ldr	r3, [r4, #8]
  404c98:	4607      	mov	r7, r0
  404c9a:	4616      	mov	r6, r2
  404c9c:	f109 0501 	add.w	r5, r9, #1
  404ca0:	42ab      	cmp	r3, r5
  404ca2:	db31      	blt.n	404d08 <__lshift+0x84>
  404ca4:	4638      	mov	r0, r7
  404ca6:	f7ff fe35 	bl	404914 <_Balloc>
  404caa:	2200      	movs	r2, #0
  404cac:	4680      	mov	r8, r0
  404cae:	f100 0314 	add.w	r3, r0, #20
  404cb2:	4611      	mov	r1, r2
  404cb4:	4552      	cmp	r2, sl
  404cb6:	db2a      	blt.n	404d0e <__lshift+0x8a>
  404cb8:	6920      	ldr	r0, [r4, #16]
  404cba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  404cbe:	f104 0114 	add.w	r1, r4, #20
  404cc2:	f016 021f 	ands.w	r2, r6, #31
  404cc6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  404cca:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  404cce:	d022      	beq.n	404d16 <__lshift+0x92>
  404cd0:	f1c2 0c20 	rsb	ip, r2, #32
  404cd4:	2000      	movs	r0, #0
  404cd6:	680e      	ldr	r6, [r1, #0]
  404cd8:	4096      	lsls	r6, r2
  404cda:	4330      	orrs	r0, r6
  404cdc:	f843 0b04 	str.w	r0, [r3], #4
  404ce0:	f851 0b04 	ldr.w	r0, [r1], #4
  404ce4:	458e      	cmp	lr, r1
  404ce6:	fa20 f00c 	lsr.w	r0, r0, ip
  404cea:	d8f4      	bhi.n	404cd6 <__lshift+0x52>
  404cec:	6018      	str	r0, [r3, #0]
  404cee:	b108      	cbz	r0, 404cf4 <__lshift+0x70>
  404cf0:	f109 0502 	add.w	r5, r9, #2
  404cf4:	3d01      	subs	r5, #1
  404cf6:	4638      	mov	r0, r7
  404cf8:	f8c8 5010 	str.w	r5, [r8, #16]
  404cfc:	4621      	mov	r1, r4
  404cfe:	f7ff fe3d 	bl	40497c <_Bfree>
  404d02:	4640      	mov	r0, r8
  404d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404d08:	3101      	adds	r1, #1
  404d0a:	005b      	lsls	r3, r3, #1
  404d0c:	e7c8      	b.n	404ca0 <__lshift+0x1c>
  404d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404d12:	3201      	adds	r2, #1
  404d14:	e7ce      	b.n	404cb4 <__lshift+0x30>
  404d16:	3b04      	subs	r3, #4
  404d18:	f851 2b04 	ldr.w	r2, [r1], #4
  404d1c:	f843 2f04 	str.w	r2, [r3, #4]!
  404d20:	458e      	cmp	lr, r1
  404d22:	d8f9      	bhi.n	404d18 <__lshift+0x94>
  404d24:	e7e6      	b.n	404cf4 <__lshift+0x70>

00404d26 <__mcmp>:
  404d26:	6903      	ldr	r3, [r0, #16]
  404d28:	690a      	ldr	r2, [r1, #16]
  404d2a:	1a9b      	subs	r3, r3, r2
  404d2c:	b530      	push	{r4, r5, lr}
  404d2e:	d10c      	bne.n	404d4a <__mcmp+0x24>
  404d30:	0092      	lsls	r2, r2, #2
  404d32:	3014      	adds	r0, #20
  404d34:	3114      	adds	r1, #20
  404d36:	1884      	adds	r4, r0, r2
  404d38:	4411      	add	r1, r2
  404d3a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  404d3e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404d42:	4295      	cmp	r5, r2
  404d44:	d003      	beq.n	404d4e <__mcmp+0x28>
  404d46:	d305      	bcc.n	404d54 <__mcmp+0x2e>
  404d48:	2301      	movs	r3, #1
  404d4a:	4618      	mov	r0, r3
  404d4c:	bd30      	pop	{r4, r5, pc}
  404d4e:	42a0      	cmp	r0, r4
  404d50:	d3f3      	bcc.n	404d3a <__mcmp+0x14>
  404d52:	e7fa      	b.n	404d4a <__mcmp+0x24>
  404d54:	f04f 33ff 	mov.w	r3, #4294967295
  404d58:	e7f7      	b.n	404d4a <__mcmp+0x24>

00404d5a <__mdiff>:
  404d5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d5e:	460d      	mov	r5, r1
  404d60:	4607      	mov	r7, r0
  404d62:	4611      	mov	r1, r2
  404d64:	4628      	mov	r0, r5
  404d66:	4614      	mov	r4, r2
  404d68:	f7ff ffdd 	bl	404d26 <__mcmp>
  404d6c:	1e06      	subs	r6, r0, #0
  404d6e:	d108      	bne.n	404d82 <__mdiff+0x28>
  404d70:	4631      	mov	r1, r6
  404d72:	4638      	mov	r0, r7
  404d74:	f7ff fdce 	bl	404914 <_Balloc>
  404d78:	2301      	movs	r3, #1
  404d7a:	6103      	str	r3, [r0, #16]
  404d7c:	6146      	str	r6, [r0, #20]
  404d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404d82:	bfa4      	itt	ge
  404d84:	4623      	movge	r3, r4
  404d86:	462c      	movge	r4, r5
  404d88:	4638      	mov	r0, r7
  404d8a:	6861      	ldr	r1, [r4, #4]
  404d8c:	bfa6      	itte	ge
  404d8e:	461d      	movge	r5, r3
  404d90:	2600      	movge	r6, #0
  404d92:	2601      	movlt	r6, #1
  404d94:	f7ff fdbe 	bl	404914 <_Balloc>
  404d98:	692b      	ldr	r3, [r5, #16]
  404d9a:	60c6      	str	r6, [r0, #12]
  404d9c:	6926      	ldr	r6, [r4, #16]
  404d9e:	f105 0914 	add.w	r9, r5, #20
  404da2:	f104 0214 	add.w	r2, r4, #20
  404da6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  404daa:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  404dae:	f100 0514 	add.w	r5, r0, #20
  404db2:	f04f 0c00 	mov.w	ip, #0
  404db6:	f852 ab04 	ldr.w	sl, [r2], #4
  404dba:	f859 4b04 	ldr.w	r4, [r9], #4
  404dbe:	fa1c f18a 	uxtah	r1, ip, sl
  404dc2:	b2a3      	uxth	r3, r4
  404dc4:	1ac9      	subs	r1, r1, r3
  404dc6:	0c23      	lsrs	r3, r4, #16
  404dc8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  404dcc:	eb03 4321 	add.w	r3, r3, r1, asr #16
  404dd0:	b289      	uxth	r1, r1
  404dd2:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404dd6:	45c8      	cmp	r8, r9
  404dd8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404ddc:	4696      	mov	lr, r2
  404dde:	f845 3b04 	str.w	r3, [r5], #4
  404de2:	d8e8      	bhi.n	404db6 <__mdiff+0x5c>
  404de4:	45be      	cmp	lr, r7
  404de6:	d305      	bcc.n	404df4 <__mdiff+0x9a>
  404de8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404dec:	b18b      	cbz	r3, 404e12 <__mdiff+0xb8>
  404dee:	6106      	str	r6, [r0, #16]
  404df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404df4:	f85e 1b04 	ldr.w	r1, [lr], #4
  404df8:	fa1c f381 	uxtah	r3, ip, r1
  404dfc:	141a      	asrs	r2, r3, #16
  404dfe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  404e02:	b29b      	uxth	r3, r3
  404e04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404e08:	ea4f 4c22 	mov.w	ip, r2, asr #16
  404e0c:	f845 3b04 	str.w	r3, [r5], #4
  404e10:	e7e8      	b.n	404de4 <__mdiff+0x8a>
  404e12:	3e01      	subs	r6, #1
  404e14:	e7e8      	b.n	404de8 <__mdiff+0x8e>

00404e16 <__d2b>:
  404e16:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404e1a:	2101      	movs	r1, #1
  404e1c:	461c      	mov	r4, r3
  404e1e:	4690      	mov	r8, r2
  404e20:	9e08      	ldr	r6, [sp, #32]
  404e22:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404e24:	f7ff fd76 	bl	404914 <_Balloc>
  404e28:	f3c4 0213 	ubfx	r2, r4, #0, #20
  404e2c:	f3c4 540a 	ubfx	r4, r4, #20, #11
  404e30:	4607      	mov	r7, r0
  404e32:	bb34      	cbnz	r4, 404e82 <__d2b+0x6c>
  404e34:	9201      	str	r2, [sp, #4]
  404e36:	f1b8 0f00 	cmp.w	r8, #0
  404e3a:	d027      	beq.n	404e8c <__d2b+0x76>
  404e3c:	a802      	add	r0, sp, #8
  404e3e:	f840 8d08 	str.w	r8, [r0, #-8]!
  404e42:	f7ff fe0c 	bl	404a5e <__lo0bits>
  404e46:	9900      	ldr	r1, [sp, #0]
  404e48:	b1f0      	cbz	r0, 404e88 <__d2b+0x72>
  404e4a:	9a01      	ldr	r2, [sp, #4]
  404e4c:	f1c0 0320 	rsb	r3, r0, #32
  404e50:	fa02 f303 	lsl.w	r3, r2, r3
  404e54:	430b      	orrs	r3, r1
  404e56:	40c2      	lsrs	r2, r0
  404e58:	617b      	str	r3, [r7, #20]
  404e5a:	9201      	str	r2, [sp, #4]
  404e5c:	9b01      	ldr	r3, [sp, #4]
  404e5e:	61bb      	str	r3, [r7, #24]
  404e60:	2b00      	cmp	r3, #0
  404e62:	bf14      	ite	ne
  404e64:	2102      	movne	r1, #2
  404e66:	2101      	moveq	r1, #1
  404e68:	6139      	str	r1, [r7, #16]
  404e6a:	b1c4      	cbz	r4, 404e9e <__d2b+0x88>
  404e6c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  404e70:	4404      	add	r4, r0
  404e72:	6034      	str	r4, [r6, #0]
  404e74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404e78:	6028      	str	r0, [r5, #0]
  404e7a:	4638      	mov	r0, r7
  404e7c:	b002      	add	sp, #8
  404e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e82:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  404e86:	e7d5      	b.n	404e34 <__d2b+0x1e>
  404e88:	6179      	str	r1, [r7, #20]
  404e8a:	e7e7      	b.n	404e5c <__d2b+0x46>
  404e8c:	a801      	add	r0, sp, #4
  404e8e:	f7ff fde6 	bl	404a5e <__lo0bits>
  404e92:	9b01      	ldr	r3, [sp, #4]
  404e94:	617b      	str	r3, [r7, #20]
  404e96:	2101      	movs	r1, #1
  404e98:	6139      	str	r1, [r7, #16]
  404e9a:	3020      	adds	r0, #32
  404e9c:	e7e5      	b.n	404e6a <__d2b+0x54>
  404e9e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  404ea2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404ea6:	6030      	str	r0, [r6, #0]
  404ea8:	6918      	ldr	r0, [r3, #16]
  404eaa:	f7ff fdb9 	bl	404a20 <__hi0bits>
  404eae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404eb2:	e7e1      	b.n	404e78 <__d2b+0x62>

00404eb4 <_calloc_r>:
  404eb4:	b538      	push	{r3, r4, r5, lr}
  404eb6:	fb02 f401 	mul.w	r4, r2, r1
  404eba:	4621      	mov	r1, r4
  404ebc:	f7fd ffc6 	bl	402e4c <_malloc_r>
  404ec0:	4605      	mov	r5, r0
  404ec2:	b118      	cbz	r0, 404ecc <_calloc_r+0x18>
  404ec4:	4622      	mov	r2, r4
  404ec6:	2100      	movs	r1, #0
  404ec8:	f7fd ff69 	bl	402d9e <memset>
  404ecc:	4628      	mov	r0, r5
  404ece:	bd38      	pop	{r3, r4, r5, pc}

00404ed0 <__sfputc_r>:
  404ed0:	6893      	ldr	r3, [r2, #8]
  404ed2:	3b01      	subs	r3, #1
  404ed4:	2b00      	cmp	r3, #0
  404ed6:	b410      	push	{r4}
  404ed8:	6093      	str	r3, [r2, #8]
  404eda:	da08      	bge.n	404eee <__sfputc_r+0x1e>
  404edc:	6994      	ldr	r4, [r2, #24]
  404ede:	42a3      	cmp	r3, r4
  404ee0:	db02      	blt.n	404ee8 <__sfputc_r+0x18>
  404ee2:	b2cb      	uxtb	r3, r1
  404ee4:	2b0a      	cmp	r3, #10
  404ee6:	d102      	bne.n	404eee <__sfputc_r+0x1e>
  404ee8:	bc10      	pop	{r4}
  404eea:	f000 bea9 	b.w	405c40 <__swbuf_r>
  404eee:	6813      	ldr	r3, [r2, #0]
  404ef0:	1c58      	adds	r0, r3, #1
  404ef2:	6010      	str	r0, [r2, #0]
  404ef4:	7019      	strb	r1, [r3, #0]
  404ef6:	b2c8      	uxtb	r0, r1
  404ef8:	bc10      	pop	{r4}
  404efa:	4770      	bx	lr

00404efc <__sfputs_r>:
  404efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404efe:	4606      	mov	r6, r0
  404f00:	460f      	mov	r7, r1
  404f02:	4614      	mov	r4, r2
  404f04:	18d5      	adds	r5, r2, r3
  404f06:	42ac      	cmp	r4, r5
  404f08:	d101      	bne.n	404f0e <__sfputs_r+0x12>
  404f0a:	2000      	movs	r0, #0
  404f0c:	e007      	b.n	404f1e <__sfputs_r+0x22>
  404f0e:	463a      	mov	r2, r7
  404f10:	f814 1b01 	ldrb.w	r1, [r4], #1
  404f14:	4630      	mov	r0, r6
  404f16:	f7ff ffdb 	bl	404ed0 <__sfputc_r>
  404f1a:	1c43      	adds	r3, r0, #1
  404f1c:	d1f3      	bne.n	404f06 <__sfputs_r+0xa>
  404f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00404f20 <_vfiprintf_r>:
  404f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f24:	b09d      	sub	sp, #116	; 0x74
  404f26:	460c      	mov	r4, r1
  404f28:	4617      	mov	r7, r2
  404f2a:	9303      	str	r3, [sp, #12]
  404f2c:	4606      	mov	r6, r0
  404f2e:	b118      	cbz	r0, 404f38 <_vfiprintf_r+0x18>
  404f30:	6983      	ldr	r3, [r0, #24]
  404f32:	b90b      	cbnz	r3, 404f38 <_vfiprintf_r+0x18>
  404f34:	f7fd fe5e 	bl	402bf4 <__sinit>
  404f38:	4b7c      	ldr	r3, [pc, #496]	; (40512c <_vfiprintf_r+0x20c>)
  404f3a:	429c      	cmp	r4, r3
  404f3c:	d157      	bne.n	404fee <_vfiprintf_r+0xce>
  404f3e:	6874      	ldr	r4, [r6, #4]
  404f40:	89a3      	ldrh	r3, [r4, #12]
  404f42:	0718      	lsls	r0, r3, #28
  404f44:	d55d      	bpl.n	405002 <_vfiprintf_r+0xe2>
  404f46:	6923      	ldr	r3, [r4, #16]
  404f48:	2b00      	cmp	r3, #0
  404f4a:	d05a      	beq.n	405002 <_vfiprintf_r+0xe2>
  404f4c:	2300      	movs	r3, #0
  404f4e:	9309      	str	r3, [sp, #36]	; 0x24
  404f50:	2320      	movs	r3, #32
  404f52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  404f56:	2330      	movs	r3, #48	; 0x30
  404f58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  404f5c:	f04f 0b01 	mov.w	fp, #1
  404f60:	46b8      	mov	r8, r7
  404f62:	4645      	mov	r5, r8
  404f64:	f815 3b01 	ldrb.w	r3, [r5], #1
  404f68:	2b00      	cmp	r3, #0
  404f6a:	d155      	bne.n	405018 <_vfiprintf_r+0xf8>
  404f6c:	ebb8 0a07 	subs.w	sl, r8, r7
  404f70:	d00b      	beq.n	404f8a <_vfiprintf_r+0x6a>
  404f72:	4653      	mov	r3, sl
  404f74:	463a      	mov	r2, r7
  404f76:	4621      	mov	r1, r4
  404f78:	4630      	mov	r0, r6
  404f7a:	f7ff ffbf 	bl	404efc <__sfputs_r>
  404f7e:	3001      	adds	r0, #1
  404f80:	f000 80c4 	beq.w	40510c <_vfiprintf_r+0x1ec>
  404f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f86:	4453      	add	r3, sl
  404f88:	9309      	str	r3, [sp, #36]	; 0x24
  404f8a:	f898 3000 	ldrb.w	r3, [r8]
  404f8e:	2b00      	cmp	r3, #0
  404f90:	f000 80bc 	beq.w	40510c <_vfiprintf_r+0x1ec>
  404f94:	2300      	movs	r3, #0
  404f96:	f04f 32ff 	mov.w	r2, #4294967295
  404f9a:	9304      	str	r3, [sp, #16]
  404f9c:	9307      	str	r3, [sp, #28]
  404f9e:	9205      	str	r2, [sp, #20]
  404fa0:	9306      	str	r3, [sp, #24]
  404fa2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  404fa6:	931a      	str	r3, [sp, #104]	; 0x68
  404fa8:	2205      	movs	r2, #5
  404faa:	7829      	ldrb	r1, [r5, #0]
  404fac:	4860      	ldr	r0, [pc, #384]	; (405130 <_vfiprintf_r+0x210>)
  404fae:	f7ff fc5f 	bl	404870 <memchr>
  404fb2:	f105 0801 	add.w	r8, r5, #1
  404fb6:	9b04      	ldr	r3, [sp, #16]
  404fb8:	2800      	cmp	r0, #0
  404fba:	d131      	bne.n	405020 <_vfiprintf_r+0x100>
  404fbc:	06d9      	lsls	r1, r3, #27
  404fbe:	bf44      	itt	mi
  404fc0:	2220      	movmi	r2, #32
  404fc2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  404fc6:	071a      	lsls	r2, r3, #28
  404fc8:	bf44      	itt	mi
  404fca:	222b      	movmi	r2, #43	; 0x2b
  404fcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  404fd0:	782a      	ldrb	r2, [r5, #0]
  404fd2:	2a2a      	cmp	r2, #42	; 0x2a
  404fd4:	d02c      	beq.n	405030 <_vfiprintf_r+0x110>
  404fd6:	9a07      	ldr	r2, [sp, #28]
  404fd8:	2100      	movs	r1, #0
  404fda:	200a      	movs	r0, #10
  404fdc:	46a8      	mov	r8, r5
  404fde:	3501      	adds	r5, #1
  404fe0:	f898 3000 	ldrb.w	r3, [r8]
  404fe4:	3b30      	subs	r3, #48	; 0x30
  404fe6:	2b09      	cmp	r3, #9
  404fe8:	d96d      	bls.n	4050c6 <_vfiprintf_r+0x1a6>
  404fea:	b371      	cbz	r1, 40504a <_vfiprintf_r+0x12a>
  404fec:	e026      	b.n	40503c <_vfiprintf_r+0x11c>
  404fee:	4b51      	ldr	r3, [pc, #324]	; (405134 <_vfiprintf_r+0x214>)
  404ff0:	429c      	cmp	r4, r3
  404ff2:	d101      	bne.n	404ff8 <_vfiprintf_r+0xd8>
  404ff4:	68b4      	ldr	r4, [r6, #8]
  404ff6:	e7a3      	b.n	404f40 <_vfiprintf_r+0x20>
  404ff8:	4b4f      	ldr	r3, [pc, #316]	; (405138 <_vfiprintf_r+0x218>)
  404ffa:	429c      	cmp	r4, r3
  404ffc:	bf08      	it	eq
  404ffe:	68f4      	ldreq	r4, [r6, #12]
  405000:	e79e      	b.n	404f40 <_vfiprintf_r+0x20>
  405002:	4621      	mov	r1, r4
  405004:	4630      	mov	r0, r6
  405006:	f000 fe6d 	bl	405ce4 <__swsetup_r>
  40500a:	2800      	cmp	r0, #0
  40500c:	d09e      	beq.n	404f4c <_vfiprintf_r+0x2c>
  40500e:	f04f 30ff 	mov.w	r0, #4294967295
  405012:	b01d      	add	sp, #116	; 0x74
  405014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405018:	2b25      	cmp	r3, #37	; 0x25
  40501a:	d0a7      	beq.n	404f6c <_vfiprintf_r+0x4c>
  40501c:	46a8      	mov	r8, r5
  40501e:	e7a0      	b.n	404f62 <_vfiprintf_r+0x42>
  405020:	4a43      	ldr	r2, [pc, #268]	; (405130 <_vfiprintf_r+0x210>)
  405022:	1a80      	subs	r0, r0, r2
  405024:	fa0b f000 	lsl.w	r0, fp, r0
  405028:	4318      	orrs	r0, r3
  40502a:	9004      	str	r0, [sp, #16]
  40502c:	4645      	mov	r5, r8
  40502e:	e7bb      	b.n	404fa8 <_vfiprintf_r+0x88>
  405030:	9a03      	ldr	r2, [sp, #12]
  405032:	1d11      	adds	r1, r2, #4
  405034:	6812      	ldr	r2, [r2, #0]
  405036:	9103      	str	r1, [sp, #12]
  405038:	2a00      	cmp	r2, #0
  40503a:	db01      	blt.n	405040 <_vfiprintf_r+0x120>
  40503c:	9207      	str	r2, [sp, #28]
  40503e:	e004      	b.n	40504a <_vfiprintf_r+0x12a>
  405040:	4252      	negs	r2, r2
  405042:	f043 0302 	orr.w	r3, r3, #2
  405046:	9207      	str	r2, [sp, #28]
  405048:	9304      	str	r3, [sp, #16]
  40504a:	f898 3000 	ldrb.w	r3, [r8]
  40504e:	2b2e      	cmp	r3, #46	; 0x2e
  405050:	d110      	bne.n	405074 <_vfiprintf_r+0x154>
  405052:	f898 3001 	ldrb.w	r3, [r8, #1]
  405056:	2b2a      	cmp	r3, #42	; 0x2a
  405058:	f108 0101 	add.w	r1, r8, #1
  40505c:	d137      	bne.n	4050ce <_vfiprintf_r+0x1ae>
  40505e:	9b03      	ldr	r3, [sp, #12]
  405060:	1d1a      	adds	r2, r3, #4
  405062:	681b      	ldr	r3, [r3, #0]
  405064:	9203      	str	r2, [sp, #12]
  405066:	2b00      	cmp	r3, #0
  405068:	bfb8      	it	lt
  40506a:	f04f 33ff 	movlt.w	r3, #4294967295
  40506e:	f108 0802 	add.w	r8, r8, #2
  405072:	9305      	str	r3, [sp, #20]
  405074:	4d31      	ldr	r5, [pc, #196]	; (40513c <_vfiprintf_r+0x21c>)
  405076:	f898 1000 	ldrb.w	r1, [r8]
  40507a:	2203      	movs	r2, #3
  40507c:	4628      	mov	r0, r5
  40507e:	f7ff fbf7 	bl	404870 <memchr>
  405082:	b140      	cbz	r0, 405096 <_vfiprintf_r+0x176>
  405084:	2340      	movs	r3, #64	; 0x40
  405086:	1b40      	subs	r0, r0, r5
  405088:	fa03 f000 	lsl.w	r0, r3, r0
  40508c:	9b04      	ldr	r3, [sp, #16]
  40508e:	4303      	orrs	r3, r0
  405090:	9304      	str	r3, [sp, #16]
  405092:	f108 0801 	add.w	r8, r8, #1
  405096:	f898 1000 	ldrb.w	r1, [r8]
  40509a:	4829      	ldr	r0, [pc, #164]	; (405140 <_vfiprintf_r+0x220>)
  40509c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  4050a0:	2206      	movs	r2, #6
  4050a2:	f108 0701 	add.w	r7, r8, #1
  4050a6:	f7ff fbe3 	bl	404870 <memchr>
  4050aa:	2800      	cmp	r0, #0
  4050ac:	d034      	beq.n	405118 <_vfiprintf_r+0x1f8>
  4050ae:	4b25      	ldr	r3, [pc, #148]	; (405144 <_vfiprintf_r+0x224>)
  4050b0:	bb03      	cbnz	r3, 4050f4 <_vfiprintf_r+0x1d4>
  4050b2:	9b03      	ldr	r3, [sp, #12]
  4050b4:	3307      	adds	r3, #7
  4050b6:	f023 0307 	bic.w	r3, r3, #7
  4050ba:	3308      	adds	r3, #8
  4050bc:	9303      	str	r3, [sp, #12]
  4050be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050c0:	444b      	add	r3, r9
  4050c2:	9309      	str	r3, [sp, #36]	; 0x24
  4050c4:	e74c      	b.n	404f60 <_vfiprintf_r+0x40>
  4050c6:	fb00 3202 	mla	r2, r0, r2, r3
  4050ca:	2101      	movs	r1, #1
  4050cc:	e786      	b.n	404fdc <_vfiprintf_r+0xbc>
  4050ce:	2300      	movs	r3, #0
  4050d0:	9305      	str	r3, [sp, #20]
  4050d2:	4618      	mov	r0, r3
  4050d4:	250a      	movs	r5, #10
  4050d6:	4688      	mov	r8, r1
  4050d8:	3101      	adds	r1, #1
  4050da:	f898 2000 	ldrb.w	r2, [r8]
  4050de:	3a30      	subs	r2, #48	; 0x30
  4050e0:	2a09      	cmp	r2, #9
  4050e2:	d903      	bls.n	4050ec <_vfiprintf_r+0x1cc>
  4050e4:	2b00      	cmp	r3, #0
  4050e6:	d0c5      	beq.n	405074 <_vfiprintf_r+0x154>
  4050e8:	9005      	str	r0, [sp, #20]
  4050ea:	e7c3      	b.n	405074 <_vfiprintf_r+0x154>
  4050ec:	fb05 2000 	mla	r0, r5, r0, r2
  4050f0:	2301      	movs	r3, #1
  4050f2:	e7f0      	b.n	4050d6 <_vfiprintf_r+0x1b6>
  4050f4:	ab03      	add	r3, sp, #12
  4050f6:	9300      	str	r3, [sp, #0]
  4050f8:	4622      	mov	r2, r4
  4050fa:	4b13      	ldr	r3, [pc, #76]	; (405148 <_vfiprintf_r+0x228>)
  4050fc:	a904      	add	r1, sp, #16
  4050fe:	4630      	mov	r0, r6
  405100:	f7fd ff94 	bl	40302c <_printf_float>
  405104:	f1b0 3fff 	cmp.w	r0, #4294967295
  405108:	4681      	mov	r9, r0
  40510a:	d1d8      	bne.n	4050be <_vfiprintf_r+0x19e>
  40510c:	89a3      	ldrh	r3, [r4, #12]
  40510e:	065b      	lsls	r3, r3, #25
  405110:	f53f af7d 	bmi.w	40500e <_vfiprintf_r+0xee>
  405114:	9809      	ldr	r0, [sp, #36]	; 0x24
  405116:	e77c      	b.n	405012 <_vfiprintf_r+0xf2>
  405118:	ab03      	add	r3, sp, #12
  40511a:	9300      	str	r3, [sp, #0]
  40511c:	4622      	mov	r2, r4
  40511e:	4b0a      	ldr	r3, [pc, #40]	; (405148 <_vfiprintf_r+0x228>)
  405120:	a904      	add	r1, sp, #16
  405122:	4630      	mov	r0, r6
  405124:	f7fe fa30 	bl	403588 <_printf_i>
  405128:	e7ec      	b.n	405104 <_vfiprintf_r+0x1e4>
  40512a:	bf00      	nop
  40512c:	00406bb8 	.word	0x00406bb8
  405130:	00406d3c 	.word	0x00406d3c
  405134:	00406bd8 	.word	0x00406bd8
  405138:	00406b98 	.word	0x00406b98
  40513c:	00406d42 	.word	0x00406d42
  405140:	00406d46 	.word	0x00406d46
  405144:	0040302d 	.word	0x0040302d
  405148:	00404efd 	.word	0x00404efd

0040514c <__svfiscanf_r>:
  40514c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405150:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
  405154:	f10d 080c 	add.w	r8, sp, #12
  405158:	9301      	str	r3, [sp, #4]
  40515a:	2300      	movs	r3, #0
  40515c:	9346      	str	r3, [sp, #280]	; 0x118
  40515e:	9347      	str	r3, [sp, #284]	; 0x11c
  405160:	4ba0      	ldr	r3, [pc, #640]	; (4053e4 <__svfiscanf_r+0x298>)
  405162:	93a2      	str	r3, [sp, #648]	; 0x288
  405164:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4053ec <__svfiscanf_r+0x2a0>
  405168:	4b9f      	ldr	r3, [pc, #636]	; (4053e8 <__svfiscanf_r+0x29c>)
  40516a:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
  40516e:	4606      	mov	r6, r0
  405170:	460c      	mov	r4, r1
  405172:	93a3      	str	r3, [sp, #652]	; 0x28c
  405174:	4692      	mov	sl, r2
  405176:	270a      	movs	r7, #10
  405178:	f89a 3000 	ldrb.w	r3, [sl]
  40517c:	2b00      	cmp	r3, #0
  40517e:	f000 812f 	beq.w	4053e0 <__svfiscanf_r+0x294>
  405182:	f000 fe43 	bl	405e0c <__locale_ctype_ptr>
  405186:	f89a b000 	ldrb.w	fp, [sl]
  40518a:	4458      	add	r0, fp
  40518c:	7843      	ldrb	r3, [r0, #1]
  40518e:	f013 0308 	ands.w	r3, r3, #8
  405192:	d143      	bne.n	40521c <__svfiscanf_r+0xd0>
  405194:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
  405198:	f10a 0501 	add.w	r5, sl, #1
  40519c:	f040 8099 	bne.w	4052d2 <__svfiscanf_r+0x186>
  4051a0:	9345      	str	r3, [sp, #276]	; 0x114
  4051a2:	9343      	str	r3, [sp, #268]	; 0x10c
  4051a4:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4051a8:	2b2a      	cmp	r3, #42	; 0x2a
  4051aa:	d103      	bne.n	4051b4 <__svfiscanf_r+0x68>
  4051ac:	2310      	movs	r3, #16
  4051ae:	9343      	str	r3, [sp, #268]	; 0x10c
  4051b0:	f10a 0502 	add.w	r5, sl, #2
  4051b4:	7829      	ldrb	r1, [r5, #0]
  4051b6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
  4051ba:	2a09      	cmp	r2, #9
  4051bc:	46aa      	mov	sl, r5
  4051be:	f105 0501 	add.w	r5, r5, #1
  4051c2:	d941      	bls.n	405248 <__svfiscanf_r+0xfc>
  4051c4:	2203      	movs	r2, #3
  4051c6:	4889      	ldr	r0, [pc, #548]	; (4053ec <__svfiscanf_r+0x2a0>)
  4051c8:	f7ff fb52 	bl	404870 <memchr>
  4051cc:	b138      	cbz	r0, 4051de <__svfiscanf_r+0x92>
  4051ce:	eba0 0309 	sub.w	r3, r0, r9
  4051d2:	2001      	movs	r0, #1
  4051d4:	4098      	lsls	r0, r3
  4051d6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
  4051d8:	4318      	orrs	r0, r3
  4051da:	9043      	str	r0, [sp, #268]	; 0x10c
  4051dc:	46aa      	mov	sl, r5
  4051de:	f89a 3000 	ldrb.w	r3, [sl]
  4051e2:	2b67      	cmp	r3, #103	; 0x67
  4051e4:	f10a 0501 	add.w	r5, sl, #1
  4051e8:	d84a      	bhi.n	405280 <__svfiscanf_r+0x134>
  4051ea:	2b65      	cmp	r3, #101	; 0x65
  4051ec:	f080 80b7 	bcs.w	40535e <__svfiscanf_r+0x212>
  4051f0:	2b47      	cmp	r3, #71	; 0x47
  4051f2:	d82f      	bhi.n	405254 <__svfiscanf_r+0x108>
  4051f4:	2b45      	cmp	r3, #69	; 0x45
  4051f6:	f080 80b2 	bcs.w	40535e <__svfiscanf_r+0x212>
  4051fa:	2b00      	cmp	r3, #0
  4051fc:	f000 8082 	beq.w	405304 <__svfiscanf_r+0x1b8>
  405200:	2b25      	cmp	r3, #37	; 0x25
  405202:	d066      	beq.n	4052d2 <__svfiscanf_r+0x186>
  405204:	2303      	movs	r3, #3
  405206:	9349      	str	r3, [sp, #292]	; 0x124
  405208:	9744      	str	r7, [sp, #272]	; 0x110
  40520a:	e045      	b.n	405298 <__svfiscanf_r+0x14c>
  40520c:	9947      	ldr	r1, [sp, #284]	; 0x11c
  40520e:	3101      	adds	r1, #1
  405210:	9147      	str	r1, [sp, #284]	; 0x11c
  405212:	6861      	ldr	r1, [r4, #4]
  405214:	3301      	adds	r3, #1
  405216:	3901      	subs	r1, #1
  405218:	6061      	str	r1, [r4, #4]
  40521a:	6023      	str	r3, [r4, #0]
  40521c:	6863      	ldr	r3, [r4, #4]
  40521e:	2b00      	cmp	r3, #0
  405220:	dd0b      	ble.n	40523a <__svfiscanf_r+0xee>
  405222:	f000 fdf3 	bl	405e0c <__locale_ctype_ptr>
  405226:	6823      	ldr	r3, [r4, #0]
  405228:	7819      	ldrb	r1, [r3, #0]
  40522a:	4408      	add	r0, r1
  40522c:	7841      	ldrb	r1, [r0, #1]
  40522e:	070d      	lsls	r5, r1, #28
  405230:	d4ec      	bmi.n	40520c <__svfiscanf_r+0xc0>
  405232:	f10a 0501 	add.w	r5, sl, #1
  405236:	46aa      	mov	sl, r5
  405238:	e79e      	b.n	405178 <__svfiscanf_r+0x2c>
  40523a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
  40523c:	4621      	mov	r1, r4
  40523e:	4630      	mov	r0, r6
  405240:	4798      	blx	r3
  405242:	2800      	cmp	r0, #0
  405244:	d0ed      	beq.n	405222 <__svfiscanf_r+0xd6>
  405246:	e7f4      	b.n	405232 <__svfiscanf_r+0xe6>
  405248:	9b45      	ldr	r3, [sp, #276]	; 0x114
  40524a:	fb07 1303 	mla	r3, r7, r3, r1
  40524e:	3b30      	subs	r3, #48	; 0x30
  405250:	9345      	str	r3, [sp, #276]	; 0x114
  405252:	e7af      	b.n	4051b4 <__svfiscanf_r+0x68>
  405254:	2b5b      	cmp	r3, #91	; 0x5b
  405256:	d061      	beq.n	40531c <__svfiscanf_r+0x1d0>
  405258:	d80c      	bhi.n	405274 <__svfiscanf_r+0x128>
  40525a:	2b58      	cmp	r3, #88	; 0x58
  40525c:	d1d2      	bne.n	405204 <__svfiscanf_r+0xb8>
  40525e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
  405260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  405264:	9243      	str	r2, [sp, #268]	; 0x10c
  405266:	2210      	movs	r2, #16
  405268:	9244      	str	r2, [sp, #272]	; 0x110
  40526a:	2b6f      	cmp	r3, #111	; 0x6f
  40526c:	bfb4      	ite	lt
  40526e:	2303      	movlt	r3, #3
  405270:	2304      	movge	r3, #4
  405272:	e010      	b.n	405296 <__svfiscanf_r+0x14a>
  405274:	2b63      	cmp	r3, #99	; 0x63
  405276:	d05c      	beq.n	405332 <__svfiscanf_r+0x1e6>
  405278:	2b64      	cmp	r3, #100	; 0x64
  40527a:	d1c3      	bne.n	405204 <__svfiscanf_r+0xb8>
  40527c:	9744      	str	r7, [sp, #272]	; 0x110
  40527e:	e7f4      	b.n	40526a <__svfiscanf_r+0x11e>
  405280:	2b70      	cmp	r3, #112	; 0x70
  405282:	d042      	beq.n	40530a <__svfiscanf_r+0x1be>
  405284:	d81d      	bhi.n	4052c2 <__svfiscanf_r+0x176>
  405286:	2b6e      	cmp	r3, #110	; 0x6e
  405288:	d059      	beq.n	40533e <__svfiscanf_r+0x1f2>
  40528a:	d843      	bhi.n	405314 <__svfiscanf_r+0x1c8>
  40528c:	2b69      	cmp	r3, #105	; 0x69
  40528e:	d1b9      	bne.n	405204 <__svfiscanf_r+0xb8>
  405290:	2300      	movs	r3, #0
  405292:	9344      	str	r3, [sp, #272]	; 0x110
  405294:	2303      	movs	r3, #3
  405296:	9349      	str	r3, [sp, #292]	; 0x124
  405298:	6863      	ldr	r3, [r4, #4]
  40529a:	2b00      	cmp	r3, #0
  40529c:	dd61      	ble.n	405362 <__svfiscanf_r+0x216>
  40529e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
  4052a0:	0659      	lsls	r1, r3, #25
  4052a2:	d56f      	bpl.n	405384 <__svfiscanf_r+0x238>
  4052a4:	9b49      	ldr	r3, [sp, #292]	; 0x124
  4052a6:	2b02      	cmp	r3, #2
  4052a8:	dc7c      	bgt.n	4053a4 <__svfiscanf_r+0x258>
  4052aa:	ab01      	add	r3, sp, #4
  4052ac:	4622      	mov	r2, r4
  4052ae:	a943      	add	r1, sp, #268	; 0x10c
  4052b0:	4630      	mov	r0, r6
  4052b2:	f000 f8c7 	bl	405444 <_scanf_chars>
  4052b6:	2801      	cmp	r0, #1
  4052b8:	f000 8092 	beq.w	4053e0 <__svfiscanf_r+0x294>
  4052bc:	2802      	cmp	r0, #2
  4052be:	d1ba      	bne.n	405236 <__svfiscanf_r+0xea>
  4052c0:	e01d      	b.n	4052fe <__svfiscanf_r+0x1b2>
  4052c2:	2b75      	cmp	r3, #117	; 0x75
  4052c4:	d0da      	beq.n	40527c <__svfiscanf_r+0x130>
  4052c6:	2b78      	cmp	r3, #120	; 0x78
  4052c8:	d0c9      	beq.n	40525e <__svfiscanf_r+0x112>
  4052ca:	2b73      	cmp	r3, #115	; 0x73
  4052cc:	d19a      	bne.n	405204 <__svfiscanf_r+0xb8>
  4052ce:	2302      	movs	r3, #2
  4052d0:	e7e1      	b.n	405296 <__svfiscanf_r+0x14a>
  4052d2:	6863      	ldr	r3, [r4, #4]
  4052d4:	2b00      	cmp	r3, #0
  4052d6:	dd0c      	ble.n	4052f2 <__svfiscanf_r+0x1a6>
  4052d8:	6823      	ldr	r3, [r4, #0]
  4052da:	781a      	ldrb	r2, [r3, #0]
  4052dc:	4593      	cmp	fp, r2
  4052de:	d17f      	bne.n	4053e0 <__svfiscanf_r+0x294>
  4052e0:	3301      	adds	r3, #1
  4052e2:	6862      	ldr	r2, [r4, #4]
  4052e4:	6023      	str	r3, [r4, #0]
  4052e6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
  4052e8:	3a01      	subs	r2, #1
  4052ea:	3301      	adds	r3, #1
  4052ec:	6062      	str	r2, [r4, #4]
  4052ee:	9347      	str	r3, [sp, #284]	; 0x11c
  4052f0:	e7a1      	b.n	405236 <__svfiscanf_r+0xea>
  4052f2:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
  4052f4:	4621      	mov	r1, r4
  4052f6:	4630      	mov	r0, r6
  4052f8:	4798      	blx	r3
  4052fa:	2800      	cmp	r0, #0
  4052fc:	d0ec      	beq.n	4052d8 <__svfiscanf_r+0x18c>
  4052fe:	9846      	ldr	r0, [sp, #280]	; 0x118
  405300:	2800      	cmp	r0, #0
  405302:	d163      	bne.n	4053cc <__svfiscanf_r+0x280>
  405304:	f04f 30ff 	mov.w	r0, #4294967295
  405308:	e066      	b.n	4053d8 <__svfiscanf_r+0x28c>
  40530a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
  40530c:	f042 0220 	orr.w	r2, r2, #32
  405310:	9243      	str	r2, [sp, #268]	; 0x10c
  405312:	e7a4      	b.n	40525e <__svfiscanf_r+0x112>
  405314:	2308      	movs	r3, #8
  405316:	9344      	str	r3, [sp, #272]	; 0x110
  405318:	2304      	movs	r3, #4
  40531a:	e7bc      	b.n	405296 <__svfiscanf_r+0x14a>
  40531c:	4629      	mov	r1, r5
  40531e:	4640      	mov	r0, r8
  405320:	f000 fa8e 	bl	405840 <__sccl>
  405324:	9b43      	ldr	r3, [sp, #268]	; 0x10c
  405326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40532a:	9343      	str	r3, [sp, #268]	; 0x10c
  40532c:	4605      	mov	r5, r0
  40532e:	2301      	movs	r3, #1
  405330:	e7b1      	b.n	405296 <__svfiscanf_r+0x14a>
  405332:	9b43      	ldr	r3, [sp, #268]	; 0x10c
  405334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405338:	9343      	str	r3, [sp, #268]	; 0x10c
  40533a:	2300      	movs	r3, #0
  40533c:	e7ab      	b.n	405296 <__svfiscanf_r+0x14a>
  40533e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
  405340:	06d0      	lsls	r0, r2, #27
  405342:	f53f af78 	bmi.w	405236 <__svfiscanf_r+0xea>
  405346:	f012 0f01 	tst.w	r2, #1
  40534a:	9a01      	ldr	r2, [sp, #4]
  40534c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
  40534e:	f102 0104 	add.w	r1, r2, #4
  405352:	9101      	str	r1, [sp, #4]
  405354:	6812      	ldr	r2, [r2, #0]
  405356:	bf14      	ite	ne
  405358:	8013      	strhne	r3, [r2, #0]
  40535a:	6013      	streq	r3, [r2, #0]
  40535c:	e76b      	b.n	405236 <__svfiscanf_r+0xea>
  40535e:	2305      	movs	r3, #5
  405360:	e799      	b.n	405296 <__svfiscanf_r+0x14a>
  405362:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
  405364:	4621      	mov	r1, r4
  405366:	4630      	mov	r0, r6
  405368:	4798      	blx	r3
  40536a:	2800      	cmp	r0, #0
  40536c:	d097      	beq.n	40529e <__svfiscanf_r+0x152>
  40536e:	e7c6      	b.n	4052fe <__svfiscanf_r+0x1b2>
  405370:	9a47      	ldr	r2, [sp, #284]	; 0x11c
  405372:	3201      	adds	r2, #1
  405374:	9247      	str	r2, [sp, #284]	; 0x11c
  405376:	6862      	ldr	r2, [r4, #4]
  405378:	3a01      	subs	r2, #1
  40537a:	2a00      	cmp	r2, #0
  40537c:	6062      	str	r2, [r4, #4]
  40537e:	dd0a      	ble.n	405396 <__svfiscanf_r+0x24a>
  405380:	3301      	adds	r3, #1
  405382:	6023      	str	r3, [r4, #0]
  405384:	f000 fd42 	bl	405e0c <__locale_ctype_ptr>
  405388:	6823      	ldr	r3, [r4, #0]
  40538a:	781a      	ldrb	r2, [r3, #0]
  40538c:	4410      	add	r0, r2
  40538e:	7842      	ldrb	r2, [r0, #1]
  405390:	0712      	lsls	r2, r2, #28
  405392:	d4ed      	bmi.n	405370 <__svfiscanf_r+0x224>
  405394:	e786      	b.n	4052a4 <__svfiscanf_r+0x158>
  405396:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
  405398:	4621      	mov	r1, r4
  40539a:	4630      	mov	r0, r6
  40539c:	4798      	blx	r3
  40539e:	2800      	cmp	r0, #0
  4053a0:	d0f0      	beq.n	405384 <__svfiscanf_r+0x238>
  4053a2:	e7ac      	b.n	4052fe <__svfiscanf_r+0x1b2>
  4053a4:	2b04      	cmp	r3, #4
  4053a6:	dc06      	bgt.n	4053b6 <__svfiscanf_r+0x26a>
  4053a8:	ab01      	add	r3, sp, #4
  4053aa:	4622      	mov	r2, r4
  4053ac:	a943      	add	r1, sp, #268	; 0x10c
  4053ae:	4630      	mov	r0, r6
  4053b0:	f000 f8ac 	bl	40550c <_scanf_i>
  4053b4:	e77f      	b.n	4052b6 <__svfiscanf_r+0x16a>
  4053b6:	4b0e      	ldr	r3, [pc, #56]	; (4053f0 <__svfiscanf_r+0x2a4>)
  4053b8:	2b00      	cmp	r3, #0
  4053ba:	f43f af3c 	beq.w	405236 <__svfiscanf_r+0xea>
  4053be:	ab01      	add	r3, sp, #4
  4053c0:	4622      	mov	r2, r4
  4053c2:	a943      	add	r1, sp, #268	; 0x10c
  4053c4:	4630      	mov	r0, r6
  4053c6:	f3af 8000 	nop.w
  4053ca:	e774      	b.n	4052b6 <__svfiscanf_r+0x16a>
  4053cc:	89a3      	ldrh	r3, [r4, #12]
  4053ce:	f013 0f40 	tst.w	r3, #64	; 0x40
  4053d2:	bf18      	it	ne
  4053d4:	f04f 30ff 	movne.w	r0, #4294967295
  4053d8:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
  4053dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053e0:	9846      	ldr	r0, [sp, #280]	; 0x118
  4053e2:	e7f9      	b.n	4053d8 <__svfiscanf_r+0x28c>
  4053e4:	00405b5d 	.word	0x00405b5d
  4053e8:	0040572d 	.word	0x0040572d
  4053ec:	00406d42 	.word	0x00406d42
  4053f0:	00000000 	.word	0x00000000

004053f4 <_vfiscanf_r>:
  4053f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053f8:	460c      	mov	r4, r1
  4053fa:	4616      	mov	r6, r2
  4053fc:	461f      	mov	r7, r3
  4053fe:	4605      	mov	r5, r0
  405400:	b118      	cbz	r0, 40540a <_vfiscanf_r+0x16>
  405402:	6983      	ldr	r3, [r0, #24]
  405404:	b90b      	cbnz	r3, 40540a <_vfiscanf_r+0x16>
  405406:	f7fd fbf5 	bl	402bf4 <__sinit>
  40540a:	4b0b      	ldr	r3, [pc, #44]	; (405438 <_vfiscanf_r+0x44>)
  40540c:	429c      	cmp	r4, r3
  40540e:	d108      	bne.n	405422 <_vfiscanf_r+0x2e>
  405410:	686c      	ldr	r4, [r5, #4]
  405412:	463b      	mov	r3, r7
  405414:	4632      	mov	r2, r6
  405416:	4621      	mov	r1, r4
  405418:	4628      	mov	r0, r5
  40541a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40541e:	f7ff be95 	b.w	40514c <__svfiscanf_r>
  405422:	4b06      	ldr	r3, [pc, #24]	; (40543c <_vfiscanf_r+0x48>)
  405424:	429c      	cmp	r4, r3
  405426:	d101      	bne.n	40542c <_vfiscanf_r+0x38>
  405428:	68ac      	ldr	r4, [r5, #8]
  40542a:	e7f2      	b.n	405412 <_vfiscanf_r+0x1e>
  40542c:	4b04      	ldr	r3, [pc, #16]	; (405440 <_vfiscanf_r+0x4c>)
  40542e:	429c      	cmp	r4, r3
  405430:	bf08      	it	eq
  405432:	68ec      	ldreq	r4, [r5, #12]
  405434:	e7ed      	b.n	405412 <_vfiscanf_r+0x1e>
  405436:	bf00      	nop
  405438:	00406bb8 	.word	0x00406bb8
  40543c:	00406bd8 	.word	0x00406bd8
  405440:	00406b98 	.word	0x00406b98

00405444 <_scanf_chars>:
  405444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405448:	4615      	mov	r5, r2
  40544a:	688a      	ldr	r2, [r1, #8]
  40544c:	4680      	mov	r8, r0
  40544e:	460c      	mov	r4, r1
  405450:	b932      	cbnz	r2, 405460 <_scanf_chars+0x1c>
  405452:	698a      	ldr	r2, [r1, #24]
  405454:	2a00      	cmp	r2, #0
  405456:	bf0c      	ite	eq
  405458:	2201      	moveq	r2, #1
  40545a:	f04f 32ff 	movne.w	r2, #4294967295
  40545e:	608a      	str	r2, [r1, #8]
  405460:	6822      	ldr	r2, [r4, #0]
  405462:	06d1      	lsls	r1, r2, #27
  405464:	bf5f      	itttt	pl
  405466:	681a      	ldrpl	r2, [r3, #0]
  405468:	1d11      	addpl	r1, r2, #4
  40546a:	6019      	strpl	r1, [r3, #0]
  40546c:	6817      	ldrpl	r7, [r2, #0]
  40546e:	2600      	movs	r6, #0
  405470:	69a3      	ldr	r3, [r4, #24]
  405472:	b1db      	cbz	r3, 4054ac <_scanf_chars+0x68>
  405474:	2b01      	cmp	r3, #1
  405476:	d107      	bne.n	405488 <_scanf_chars+0x44>
  405478:	682b      	ldr	r3, [r5, #0]
  40547a:	6962      	ldr	r2, [r4, #20]
  40547c:	781b      	ldrb	r3, [r3, #0]
  40547e:	5cd3      	ldrb	r3, [r2, r3]
  405480:	b9a3      	cbnz	r3, 4054ac <_scanf_chars+0x68>
  405482:	2e00      	cmp	r6, #0
  405484:	d132      	bne.n	4054ec <_scanf_chars+0xa8>
  405486:	e006      	b.n	405496 <_scanf_chars+0x52>
  405488:	2b02      	cmp	r3, #2
  40548a:	d007      	beq.n	40549c <_scanf_chars+0x58>
  40548c:	2e00      	cmp	r6, #0
  40548e:	d12d      	bne.n	4054ec <_scanf_chars+0xa8>
  405490:	69a3      	ldr	r3, [r4, #24]
  405492:	2b01      	cmp	r3, #1
  405494:	d12a      	bne.n	4054ec <_scanf_chars+0xa8>
  405496:	2001      	movs	r0, #1
  405498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40549c:	f000 fcb6 	bl	405e0c <__locale_ctype_ptr>
  4054a0:	682b      	ldr	r3, [r5, #0]
  4054a2:	781b      	ldrb	r3, [r3, #0]
  4054a4:	4418      	add	r0, r3
  4054a6:	7843      	ldrb	r3, [r0, #1]
  4054a8:	071b      	lsls	r3, r3, #28
  4054aa:	d4ef      	bmi.n	40548c <_scanf_chars+0x48>
  4054ac:	6823      	ldr	r3, [r4, #0]
  4054ae:	06da      	lsls	r2, r3, #27
  4054b0:	bf5e      	ittt	pl
  4054b2:	682b      	ldrpl	r3, [r5, #0]
  4054b4:	781b      	ldrbpl	r3, [r3, #0]
  4054b6:	703b      	strbpl	r3, [r7, #0]
  4054b8:	682a      	ldr	r2, [r5, #0]
  4054ba:	686b      	ldr	r3, [r5, #4]
  4054bc:	f102 0201 	add.w	r2, r2, #1
  4054c0:	602a      	str	r2, [r5, #0]
  4054c2:	68a2      	ldr	r2, [r4, #8]
  4054c4:	f103 33ff 	add.w	r3, r3, #4294967295
  4054c8:	f102 32ff 	add.w	r2, r2, #4294967295
  4054cc:	606b      	str	r3, [r5, #4]
  4054ce:	f106 0601 	add.w	r6, r6, #1
  4054d2:	bf58      	it	pl
  4054d4:	3701      	addpl	r7, #1
  4054d6:	60a2      	str	r2, [r4, #8]
  4054d8:	b142      	cbz	r2, 4054ec <_scanf_chars+0xa8>
  4054da:	2b00      	cmp	r3, #0
  4054dc:	dcc8      	bgt.n	405470 <_scanf_chars+0x2c>
  4054de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
  4054e2:	4629      	mov	r1, r5
  4054e4:	4640      	mov	r0, r8
  4054e6:	4798      	blx	r3
  4054e8:	2800      	cmp	r0, #0
  4054ea:	d0c1      	beq.n	405470 <_scanf_chars+0x2c>
  4054ec:	6823      	ldr	r3, [r4, #0]
  4054ee:	f013 0310 	ands.w	r3, r3, #16
  4054f2:	d105      	bne.n	405500 <_scanf_chars+0xbc>
  4054f4:	68e2      	ldr	r2, [r4, #12]
  4054f6:	3201      	adds	r2, #1
  4054f8:	60e2      	str	r2, [r4, #12]
  4054fa:	69a2      	ldr	r2, [r4, #24]
  4054fc:	b102      	cbz	r2, 405500 <_scanf_chars+0xbc>
  4054fe:	703b      	strb	r3, [r7, #0]
  405500:	6923      	ldr	r3, [r4, #16]
  405502:	441e      	add	r6, r3
  405504:	6126      	str	r6, [r4, #16]
  405506:	2000      	movs	r0, #0
  405508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040550c <_scanf_i>:
  40550c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405510:	469a      	mov	sl, r3
  405512:	4b74      	ldr	r3, [pc, #464]	; (4056e4 <_scanf_i+0x1d8>)
  405514:	460c      	mov	r4, r1
  405516:	4683      	mov	fp, r0
  405518:	4616      	mov	r6, r2
  40551a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40551e:	b087      	sub	sp, #28
  405520:	ab03      	add	r3, sp, #12
  405522:	68a7      	ldr	r7, [r4, #8]
  405524:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  405528:	4b6f      	ldr	r3, [pc, #444]	; (4056e8 <_scanf_i+0x1dc>)
  40552a:	69a1      	ldr	r1, [r4, #24]
  40552c:	4a6f      	ldr	r2, [pc, #444]	; (4056ec <_scanf_i+0x1e0>)
  40552e:	2903      	cmp	r1, #3
  405530:	bf18      	it	ne
  405532:	461a      	movne	r2, r3
  405534:	1e7b      	subs	r3, r7, #1
  405536:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
  40553a:	bf84      	itt	hi
  40553c:	f240 135d 	movwhi	r3, #349	; 0x15d
  405540:	60a3      	strhi	r3, [r4, #8]
  405542:	6823      	ldr	r3, [r4, #0]
  405544:	9200      	str	r2, [sp, #0]
  405546:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
  40554a:	bf88      	it	hi
  40554c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
  405550:	f104 091c 	add.w	r9, r4, #28
  405554:	6023      	str	r3, [r4, #0]
  405556:	bf8c      	ite	hi
  405558:	197f      	addhi	r7, r7, r5
  40555a:	2700      	movls	r7, #0
  40555c:	464b      	mov	r3, r9
  40555e:	f04f 0800 	mov.w	r8, #0
  405562:	9301      	str	r3, [sp, #4]
  405564:	6831      	ldr	r1, [r6, #0]
  405566:	ab03      	add	r3, sp, #12
  405568:	2202      	movs	r2, #2
  40556a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
  40556e:	7809      	ldrb	r1, [r1, #0]
  405570:	f7ff f97e 	bl	404870 <memchr>
  405574:	9b01      	ldr	r3, [sp, #4]
  405576:	b328      	cbz	r0, 4055c4 <_scanf_i+0xb8>
  405578:	f1b8 0f01 	cmp.w	r8, #1
  40557c:	d156      	bne.n	40562c <_scanf_i+0x120>
  40557e:	6862      	ldr	r2, [r4, #4]
  405580:	b92a      	cbnz	r2, 40558e <_scanf_i+0x82>
  405582:	2208      	movs	r2, #8
  405584:	6062      	str	r2, [r4, #4]
  405586:	6822      	ldr	r2, [r4, #0]
  405588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  40558c:	6022      	str	r2, [r4, #0]
  40558e:	6822      	ldr	r2, [r4, #0]
  405590:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
  405594:	6022      	str	r2, [r4, #0]
  405596:	68a2      	ldr	r2, [r4, #8]
  405598:	1e51      	subs	r1, r2, #1
  40559a:	60a1      	str	r1, [r4, #8]
  40559c:	b192      	cbz	r2, 4055c4 <_scanf_i+0xb8>
  40559e:	6832      	ldr	r2, [r6, #0]
  4055a0:	1c51      	adds	r1, r2, #1
  4055a2:	6031      	str	r1, [r6, #0]
  4055a4:	7812      	ldrb	r2, [r2, #0]
  4055a6:	701a      	strb	r2, [r3, #0]
  4055a8:	1c5d      	adds	r5, r3, #1
  4055aa:	6873      	ldr	r3, [r6, #4]
  4055ac:	3b01      	subs	r3, #1
  4055ae:	2b00      	cmp	r3, #0
  4055b0:	6073      	str	r3, [r6, #4]
  4055b2:	dc06      	bgt.n	4055c2 <_scanf_i+0xb6>
  4055b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
  4055b8:	4631      	mov	r1, r6
  4055ba:	4658      	mov	r0, fp
  4055bc:	4798      	blx	r3
  4055be:	2800      	cmp	r0, #0
  4055c0:	d176      	bne.n	4056b0 <_scanf_i+0x1a4>
  4055c2:	462b      	mov	r3, r5
  4055c4:	f108 0801 	add.w	r8, r8, #1
  4055c8:	f1b8 0f03 	cmp.w	r8, #3
  4055cc:	d1c9      	bne.n	405562 <_scanf_i+0x56>
  4055ce:	6862      	ldr	r2, [r4, #4]
  4055d0:	b90a      	cbnz	r2, 4055d6 <_scanf_i+0xca>
  4055d2:	220a      	movs	r2, #10
  4055d4:	6062      	str	r2, [r4, #4]
  4055d6:	6862      	ldr	r2, [r4, #4]
  4055d8:	4945      	ldr	r1, [pc, #276]	; (4056f0 <_scanf_i+0x1e4>)
  4055da:	6960      	ldr	r0, [r4, #20]
  4055dc:	9301      	str	r3, [sp, #4]
  4055de:	1a89      	subs	r1, r1, r2
  4055e0:	f000 f92e 	bl	405840 <__sccl>
  4055e4:	9b01      	ldr	r3, [sp, #4]
  4055e6:	f04f 0800 	mov.w	r8, #0
  4055ea:	461d      	mov	r5, r3
  4055ec:	68a3      	ldr	r3, [r4, #8]
  4055ee:	2b00      	cmp	r3, #0
  4055f0:	d038      	beq.n	405664 <_scanf_i+0x158>
  4055f2:	6831      	ldr	r1, [r6, #0]
  4055f4:	6960      	ldr	r0, [r4, #20]
  4055f6:	780a      	ldrb	r2, [r1, #0]
  4055f8:	5c80      	ldrb	r0, [r0, r2]
  4055fa:	2800      	cmp	r0, #0
  4055fc:	d032      	beq.n	405664 <_scanf_i+0x158>
  4055fe:	2a30      	cmp	r2, #48	; 0x30
  405600:	6822      	ldr	r2, [r4, #0]
  405602:	d121      	bne.n	405648 <_scanf_i+0x13c>
  405604:	0510      	lsls	r0, r2, #20
  405606:	d51f      	bpl.n	405648 <_scanf_i+0x13c>
  405608:	f108 0801 	add.w	r8, r8, #1
  40560c:	b117      	cbz	r7, 405614 <_scanf_i+0x108>
  40560e:	3301      	adds	r3, #1
  405610:	3f01      	subs	r7, #1
  405612:	60a3      	str	r3, [r4, #8]
  405614:	6873      	ldr	r3, [r6, #4]
  405616:	3b01      	subs	r3, #1
  405618:	2b00      	cmp	r3, #0
  40561a:	6073      	str	r3, [r6, #4]
  40561c:	dd1b      	ble.n	405656 <_scanf_i+0x14a>
  40561e:	6833      	ldr	r3, [r6, #0]
  405620:	3301      	adds	r3, #1
  405622:	6033      	str	r3, [r6, #0]
  405624:	68a3      	ldr	r3, [r4, #8]
  405626:	3b01      	subs	r3, #1
  405628:	60a3      	str	r3, [r4, #8]
  40562a:	e7df      	b.n	4055ec <_scanf_i+0xe0>
  40562c:	f1b8 0f02 	cmp.w	r8, #2
  405630:	d1b1      	bne.n	405596 <_scanf_i+0x8a>
  405632:	6822      	ldr	r2, [r4, #0]
  405634:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
  405638:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40563c:	d1c2      	bne.n	4055c4 <_scanf_i+0xb8>
  40563e:	2110      	movs	r1, #16
  405640:	6061      	str	r1, [r4, #4]
  405642:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  405646:	e7a5      	b.n	405594 <_scanf_i+0x88>
  405648:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
  40564c:	6022      	str	r2, [r4, #0]
  40564e:	780b      	ldrb	r3, [r1, #0]
  405650:	702b      	strb	r3, [r5, #0]
  405652:	3501      	adds	r5, #1
  405654:	e7de      	b.n	405614 <_scanf_i+0x108>
  405656:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
  40565a:	4631      	mov	r1, r6
  40565c:	4658      	mov	r0, fp
  40565e:	4798      	blx	r3
  405660:	2800      	cmp	r0, #0
  405662:	d0df      	beq.n	405624 <_scanf_i+0x118>
  405664:	6823      	ldr	r3, [r4, #0]
  405666:	05d9      	lsls	r1, r3, #23
  405668:	d50c      	bpl.n	405684 <_scanf_i+0x178>
  40566a:	454d      	cmp	r5, r9
  40566c:	d908      	bls.n	405680 <_scanf_i+0x174>
  40566e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
  405672:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
  405676:	4632      	mov	r2, r6
  405678:	4658      	mov	r0, fp
  40567a:	4798      	blx	r3
  40567c:	1e6f      	subs	r7, r5, #1
  40567e:	463d      	mov	r5, r7
  405680:	454d      	cmp	r5, r9
  405682:	d02c      	beq.n	4056de <_scanf_i+0x1d2>
  405684:	6822      	ldr	r2, [r4, #0]
  405686:	f012 0210 	ands.w	r2, r2, #16
  40568a:	d11e      	bne.n	4056ca <_scanf_i+0x1be>
  40568c:	702a      	strb	r2, [r5, #0]
  40568e:	6863      	ldr	r3, [r4, #4]
  405690:	9e00      	ldr	r6, [sp, #0]
  405692:	4649      	mov	r1, r9
  405694:	4658      	mov	r0, fp
  405696:	47b0      	blx	r6
  405698:	6822      	ldr	r2, [r4, #0]
  40569a:	f8da 3000 	ldr.w	r3, [sl]
  40569e:	f012 0f20 	tst.w	r2, #32
  4056a2:	d008      	beq.n	4056b6 <_scanf_i+0x1aa>
  4056a4:	1d1a      	adds	r2, r3, #4
  4056a6:	f8ca 2000 	str.w	r2, [sl]
  4056aa:	681b      	ldr	r3, [r3, #0]
  4056ac:	6018      	str	r0, [r3, #0]
  4056ae:	e009      	b.n	4056c4 <_scanf_i+0x1b8>
  4056b0:	f04f 0800 	mov.w	r8, #0
  4056b4:	e7d6      	b.n	405664 <_scanf_i+0x158>
  4056b6:	07d2      	lsls	r2, r2, #31
  4056b8:	d5f4      	bpl.n	4056a4 <_scanf_i+0x198>
  4056ba:	1d1a      	adds	r2, r3, #4
  4056bc:	f8ca 2000 	str.w	r2, [sl]
  4056c0:	681b      	ldr	r3, [r3, #0]
  4056c2:	8018      	strh	r0, [r3, #0]
  4056c4:	68e3      	ldr	r3, [r4, #12]
  4056c6:	3301      	adds	r3, #1
  4056c8:	60e3      	str	r3, [r4, #12]
  4056ca:	eba5 0509 	sub.w	r5, r5, r9
  4056ce:	44a8      	add	r8, r5
  4056d0:	6925      	ldr	r5, [r4, #16]
  4056d2:	4445      	add	r5, r8
  4056d4:	6125      	str	r5, [r4, #16]
  4056d6:	2000      	movs	r0, #0
  4056d8:	b007      	add	sp, #28
  4056da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056de:	2001      	movs	r0, #1
  4056e0:	e7fa      	b.n	4056d8 <_scanf_i+0x1cc>
  4056e2:	bf00      	nop
  4056e4:	00406d50 	.word	0x00406d50
  4056e8:	00405ac1 	.word	0x00405ac1
  4056ec:	004059a1 	.word	0x004059a1
  4056f0:	00406d6c 	.word	0x00406d6c

004056f4 <_read_r>:
  4056f4:	b538      	push	{r3, r4, r5, lr}
  4056f6:	4c07      	ldr	r4, [pc, #28]	; (405714 <_read_r+0x20>)
  4056f8:	4605      	mov	r5, r0
  4056fa:	4608      	mov	r0, r1
  4056fc:	4611      	mov	r1, r2
  4056fe:	2200      	movs	r2, #0
  405700:	6022      	str	r2, [r4, #0]
  405702:	461a      	mov	r2, r3
  405704:	f7fb f8c0 	bl	400888 <_read>
  405708:	1c43      	adds	r3, r0, #1
  40570a:	d102      	bne.n	405712 <_read_r+0x1e>
  40570c:	6823      	ldr	r3, [r4, #0]
  40570e:	b103      	cbz	r3, 405712 <_read_r+0x1e>
  405710:	602b      	str	r3, [r5, #0]
  405712:	bd38      	pop	{r3, r4, r5, pc}
  405714:	20000424 	.word	0x20000424

00405718 <lflush>:
  405718:	8983      	ldrh	r3, [r0, #12]
  40571a:	f003 0309 	and.w	r3, r3, #9
  40571e:	2b09      	cmp	r3, #9
  405720:	d101      	bne.n	405726 <lflush+0xe>
  405722:	f7fd ba15 	b.w	402b50 <fflush>
  405726:	2000      	movs	r0, #0
  405728:	4770      	bx	lr
	...

0040572c <__srefill_r>:
  40572c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40572e:	460c      	mov	r4, r1
  405730:	4605      	mov	r5, r0
  405732:	b118      	cbz	r0, 40573c <__srefill_r+0x10>
  405734:	6983      	ldr	r3, [r0, #24]
  405736:	b90b      	cbnz	r3, 40573c <__srefill_r+0x10>
  405738:	f7fd fa5c 	bl	402bf4 <__sinit>
  40573c:	4b3b      	ldr	r3, [pc, #236]	; (40582c <__srefill_r+0x100>)
  40573e:	429c      	cmp	r4, r3
  405740:	d10a      	bne.n	405758 <__srefill_r+0x2c>
  405742:	686c      	ldr	r4, [r5, #4]
  405744:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405748:	2300      	movs	r3, #0
  40574a:	6063      	str	r3, [r4, #4]
  40574c:	b293      	uxth	r3, r2
  40574e:	069e      	lsls	r6, r3, #26
  405750:	d50c      	bpl.n	40576c <__srefill_r+0x40>
  405752:	f04f 30ff 	mov.w	r0, #4294967295
  405756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405758:	4b35      	ldr	r3, [pc, #212]	; (405830 <__srefill_r+0x104>)
  40575a:	429c      	cmp	r4, r3
  40575c:	d101      	bne.n	405762 <__srefill_r+0x36>
  40575e:	68ac      	ldr	r4, [r5, #8]
  405760:	e7f0      	b.n	405744 <__srefill_r+0x18>
  405762:	4b34      	ldr	r3, [pc, #208]	; (405834 <__srefill_r+0x108>)
  405764:	429c      	cmp	r4, r3
  405766:	bf08      	it	eq
  405768:	68ec      	ldreq	r4, [r5, #12]
  40576a:	e7eb      	b.n	405744 <__srefill_r+0x18>
  40576c:	0758      	lsls	r0, r3, #29
  40576e:	d448      	bmi.n	405802 <__srefill_r+0xd6>
  405770:	06d9      	lsls	r1, r3, #27
  405772:	d405      	bmi.n	405780 <__srefill_r+0x54>
  405774:	2309      	movs	r3, #9
  405776:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40577a:	602b      	str	r3, [r5, #0]
  40577c:	81a2      	strh	r2, [r4, #12]
  40577e:	e7e8      	b.n	405752 <__srefill_r+0x26>
  405780:	071a      	lsls	r2, r3, #28
  405782:	d50b      	bpl.n	40579c <__srefill_r+0x70>
  405784:	4621      	mov	r1, r4
  405786:	4628      	mov	r0, r5
  405788:	f7fd f9b8 	bl	402afc <_fflush_r>
  40578c:	2800      	cmp	r0, #0
  40578e:	d1e0      	bne.n	405752 <__srefill_r+0x26>
  405790:	89a3      	ldrh	r3, [r4, #12]
  405792:	60a0      	str	r0, [r4, #8]
  405794:	f023 0308 	bic.w	r3, r3, #8
  405798:	81a3      	strh	r3, [r4, #12]
  40579a:	61a0      	str	r0, [r4, #24]
  40579c:	89a3      	ldrh	r3, [r4, #12]
  40579e:	f043 0304 	orr.w	r3, r3, #4
  4057a2:	81a3      	strh	r3, [r4, #12]
  4057a4:	6923      	ldr	r3, [r4, #16]
  4057a6:	b91b      	cbnz	r3, 4057b0 <__srefill_r+0x84>
  4057a8:	4621      	mov	r1, r4
  4057aa:	4628      	mov	r0, r5
  4057ac:	f7ff f812 	bl	4047d4 <__smakebuf_r>
  4057b0:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  4057b4:	b2be      	uxth	r6, r7
  4057b6:	07b3      	lsls	r3, r6, #30
  4057b8:	d00f      	beq.n	4057da <__srefill_r+0xae>
  4057ba:	2301      	movs	r3, #1
  4057bc:	81a3      	strh	r3, [r4, #12]
  4057be:	4b1e      	ldr	r3, [pc, #120]	; (405838 <__srefill_r+0x10c>)
  4057c0:	491e      	ldr	r1, [pc, #120]	; (40583c <__srefill_r+0x110>)
  4057c2:	6818      	ldr	r0, [r3, #0]
  4057c4:	f006 0609 	and.w	r6, r6, #9
  4057c8:	f7fd fa80 	bl	402ccc <_fwalk>
  4057cc:	2e09      	cmp	r6, #9
  4057ce:	81a7      	strh	r7, [r4, #12]
  4057d0:	d103      	bne.n	4057da <__srefill_r+0xae>
  4057d2:	4621      	mov	r1, r4
  4057d4:	4628      	mov	r0, r5
  4057d6:	f7fd f909 	bl	4029ec <__sflush_r>
  4057da:	6922      	ldr	r2, [r4, #16]
  4057dc:	6022      	str	r2, [r4, #0]
  4057de:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4057e0:	6963      	ldr	r3, [r4, #20]
  4057e2:	6a21      	ldr	r1, [r4, #32]
  4057e4:	4628      	mov	r0, r5
  4057e6:	47b0      	blx	r6
  4057e8:	2800      	cmp	r0, #0
  4057ea:	6060      	str	r0, [r4, #4]
  4057ec:	dc1c      	bgt.n	405828 <__srefill_r+0xfc>
  4057ee:	89a3      	ldrh	r3, [r4, #12]
  4057f0:	bf17      	itett	ne
  4057f2:	2200      	movne	r2, #0
  4057f4:	f043 0320 	orreq.w	r3, r3, #32
  4057f8:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
  4057fc:	6062      	strne	r2, [r4, #4]
  4057fe:	81a3      	strh	r3, [r4, #12]
  405800:	e7a7      	b.n	405752 <__srefill_r+0x26>
  405802:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405804:	2900      	cmp	r1, #0
  405806:	d0cd      	beq.n	4057a4 <__srefill_r+0x78>
  405808:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40580c:	4299      	cmp	r1, r3
  40580e:	d002      	beq.n	405816 <__srefill_r+0xea>
  405810:	4628      	mov	r0, r5
  405812:	f7fd facd 	bl	402db0 <_free_r>
  405816:	6c23      	ldr	r3, [r4, #64]	; 0x40
  405818:	6063      	str	r3, [r4, #4]
  40581a:	2000      	movs	r0, #0
  40581c:	6360      	str	r0, [r4, #52]	; 0x34
  40581e:	2b00      	cmp	r3, #0
  405820:	d0c0      	beq.n	4057a4 <__srefill_r+0x78>
  405822:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405824:	6023      	str	r3, [r4, #0]
  405826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405828:	2000      	movs	r0, #0
  40582a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40582c:	00406bb8 	.word	0x00406bb8
  405830:	00406bd8 	.word	0x00406bd8
  405834:	00406b98 	.word	0x00406b98
  405838:	00406bf8 	.word	0x00406bf8
  40583c:	00405719 	.word	0x00405719

00405840 <__sccl>:
  405840:	b570      	push	{r4, r5, r6, lr}
  405842:	780b      	ldrb	r3, [r1, #0]
  405844:	2b5e      	cmp	r3, #94	; 0x5e
  405846:	bf13      	iteet	ne
  405848:	1c4a      	addne	r2, r1, #1
  40584a:	1c8a      	addeq	r2, r1, #2
  40584c:	784b      	ldrbeq	r3, [r1, #1]
  40584e:	2100      	movne	r1, #0
  405850:	bf08      	it	eq
  405852:	2101      	moveq	r1, #1
  405854:	1e44      	subs	r4, r0, #1
  405856:	f100 05ff 	add.w	r5, r0, #255	; 0xff
  40585a:	f804 1f01 	strb.w	r1, [r4, #1]!
  40585e:	42a5      	cmp	r5, r4
  405860:	d1fb      	bne.n	40585a <__sccl+0x1a>
  405862:	b913      	cbnz	r3, 40586a <__sccl+0x2a>
  405864:	3a01      	subs	r2, #1
  405866:	4610      	mov	r0, r2
  405868:	bd70      	pop	{r4, r5, r6, pc}
  40586a:	f081 0401 	eor.w	r4, r1, #1
  40586e:	54c4      	strb	r4, [r0, r3]
  405870:	4611      	mov	r1, r2
  405872:	780d      	ldrb	r5, [r1, #0]
  405874:	2d2d      	cmp	r5, #45	; 0x2d
  405876:	f101 0201 	add.w	r2, r1, #1
  40587a:	d006      	beq.n	40588a <__sccl+0x4a>
  40587c:	2d5d      	cmp	r5, #93	; 0x5d
  40587e:	d0f2      	beq.n	405866 <__sccl+0x26>
  405880:	b90d      	cbnz	r5, 405886 <__sccl+0x46>
  405882:	460a      	mov	r2, r1
  405884:	e7ef      	b.n	405866 <__sccl+0x26>
  405886:	462b      	mov	r3, r5
  405888:	e7f1      	b.n	40586e <__sccl+0x2e>
  40588a:	784e      	ldrb	r6, [r1, #1]
  40588c:	2e5d      	cmp	r6, #93	; 0x5d
  40588e:	d0fa      	beq.n	405886 <__sccl+0x46>
  405890:	42b3      	cmp	r3, r6
  405892:	dcf8      	bgt.n	405886 <__sccl+0x46>
  405894:	3102      	adds	r1, #2
  405896:	3301      	adds	r3, #1
  405898:	429e      	cmp	r6, r3
  40589a:	54c4      	strb	r4, [r0, r3]
  40589c:	dcfb      	bgt.n	405896 <__sccl+0x56>
  40589e:	e7e8      	b.n	405872 <__sccl+0x32>

004058a0 <_strtol_l.isra.0>:
  4058a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4058a4:	4680      	mov	r8, r0
  4058a6:	4689      	mov	r9, r1
  4058a8:	4692      	mov	sl, r2
  4058aa:	461f      	mov	r7, r3
  4058ac:	468b      	mov	fp, r1
  4058ae:	465d      	mov	r5, fp
  4058b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4058b2:	f815 4b01 	ldrb.w	r4, [r5], #1
  4058b6:	f000 faa5 	bl	405e04 <__locale_ctype_ptr_l>
  4058ba:	4420      	add	r0, r4
  4058bc:	7846      	ldrb	r6, [r0, #1]
  4058be:	f016 0608 	ands.w	r6, r6, #8
  4058c2:	d10b      	bne.n	4058dc <_strtol_l.isra.0+0x3c>
  4058c4:	2c2d      	cmp	r4, #45	; 0x2d
  4058c6:	d10b      	bne.n	4058e0 <_strtol_l.isra.0+0x40>
  4058c8:	782c      	ldrb	r4, [r5, #0]
  4058ca:	2601      	movs	r6, #1
  4058cc:	f10b 0502 	add.w	r5, fp, #2
  4058d0:	b167      	cbz	r7, 4058ec <_strtol_l.isra.0+0x4c>
  4058d2:	2f10      	cmp	r7, #16
  4058d4:	d114      	bne.n	405900 <_strtol_l.isra.0+0x60>
  4058d6:	2c30      	cmp	r4, #48	; 0x30
  4058d8:	d00a      	beq.n	4058f0 <_strtol_l.isra.0+0x50>
  4058da:	e011      	b.n	405900 <_strtol_l.isra.0+0x60>
  4058dc:	46ab      	mov	fp, r5
  4058de:	e7e6      	b.n	4058ae <_strtol_l.isra.0+0xe>
  4058e0:	2c2b      	cmp	r4, #43	; 0x2b
  4058e2:	bf04      	itt	eq
  4058e4:	782c      	ldrbeq	r4, [r5, #0]
  4058e6:	f10b 0502 	addeq.w	r5, fp, #2
  4058ea:	e7f1      	b.n	4058d0 <_strtol_l.isra.0+0x30>
  4058ec:	2c30      	cmp	r4, #48	; 0x30
  4058ee:	d127      	bne.n	405940 <_strtol_l.isra.0+0xa0>
  4058f0:	782b      	ldrb	r3, [r5, #0]
  4058f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4058f6:	2b58      	cmp	r3, #88	; 0x58
  4058f8:	d14b      	bne.n	405992 <_strtol_l.isra.0+0xf2>
  4058fa:	786c      	ldrb	r4, [r5, #1]
  4058fc:	2710      	movs	r7, #16
  4058fe:	3502      	adds	r5, #2
  405900:	2e00      	cmp	r6, #0
  405902:	bf0c      	ite	eq
  405904:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
  405908:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
  40590c:	2200      	movs	r2, #0
  40590e:	fbb1 fef7 	udiv	lr, r1, r7
  405912:	4610      	mov	r0, r2
  405914:	fb07 1c1e 	mls	ip, r7, lr, r1
  405918:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40591c:	2b09      	cmp	r3, #9
  40591e:	d811      	bhi.n	405944 <_strtol_l.isra.0+0xa4>
  405920:	461c      	mov	r4, r3
  405922:	42a7      	cmp	r7, r4
  405924:	dd1d      	ble.n	405962 <_strtol_l.isra.0+0xc2>
  405926:	1c53      	adds	r3, r2, #1
  405928:	d007      	beq.n	40593a <_strtol_l.isra.0+0x9a>
  40592a:	4586      	cmp	lr, r0
  40592c:	d316      	bcc.n	40595c <_strtol_l.isra.0+0xbc>
  40592e:	d101      	bne.n	405934 <_strtol_l.isra.0+0x94>
  405930:	45a4      	cmp	ip, r4
  405932:	db13      	blt.n	40595c <_strtol_l.isra.0+0xbc>
  405934:	fb00 4007 	mla	r0, r0, r7, r4
  405938:	2201      	movs	r2, #1
  40593a:	f815 4b01 	ldrb.w	r4, [r5], #1
  40593e:	e7eb      	b.n	405918 <_strtol_l.isra.0+0x78>
  405940:	270a      	movs	r7, #10
  405942:	e7dd      	b.n	405900 <_strtol_l.isra.0+0x60>
  405944:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
  405948:	2b19      	cmp	r3, #25
  40594a:	d801      	bhi.n	405950 <_strtol_l.isra.0+0xb0>
  40594c:	3c37      	subs	r4, #55	; 0x37
  40594e:	e7e8      	b.n	405922 <_strtol_l.isra.0+0x82>
  405950:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
  405954:	2b19      	cmp	r3, #25
  405956:	d804      	bhi.n	405962 <_strtol_l.isra.0+0xc2>
  405958:	3c57      	subs	r4, #87	; 0x57
  40595a:	e7e2      	b.n	405922 <_strtol_l.isra.0+0x82>
  40595c:	f04f 32ff 	mov.w	r2, #4294967295
  405960:	e7eb      	b.n	40593a <_strtol_l.isra.0+0x9a>
  405962:	1c53      	adds	r3, r2, #1
  405964:	d108      	bne.n	405978 <_strtol_l.isra.0+0xd8>
  405966:	2322      	movs	r3, #34	; 0x22
  405968:	f8c8 3000 	str.w	r3, [r8]
  40596c:	4608      	mov	r0, r1
  40596e:	f1ba 0f00 	cmp.w	sl, #0
  405972:	d107      	bne.n	405984 <_strtol_l.isra.0+0xe4>
  405974:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405978:	b106      	cbz	r6, 40597c <_strtol_l.isra.0+0xdc>
  40597a:	4240      	negs	r0, r0
  40597c:	f1ba 0f00 	cmp.w	sl, #0
  405980:	d00c      	beq.n	40599c <_strtol_l.isra.0+0xfc>
  405982:	b122      	cbz	r2, 40598e <_strtol_l.isra.0+0xee>
  405984:	3d01      	subs	r5, #1
  405986:	f8ca 5000 	str.w	r5, [sl]
  40598a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40598e:	464d      	mov	r5, r9
  405990:	e7f9      	b.n	405986 <_strtol_l.isra.0+0xe6>
  405992:	2430      	movs	r4, #48	; 0x30
  405994:	2f00      	cmp	r7, #0
  405996:	d1b3      	bne.n	405900 <_strtol_l.isra.0+0x60>
  405998:	2708      	movs	r7, #8
  40599a:	e7b1      	b.n	405900 <_strtol_l.isra.0+0x60>
  40599c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

004059a0 <_strtol_r>:
  4059a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  4059a2:	4c06      	ldr	r4, [pc, #24]	; (4059bc <_strtol_r+0x1c>)
  4059a4:	4d06      	ldr	r5, [pc, #24]	; (4059c0 <_strtol_r+0x20>)
  4059a6:	6824      	ldr	r4, [r4, #0]
  4059a8:	6a24      	ldr	r4, [r4, #32]
  4059aa:	2c00      	cmp	r4, #0
  4059ac:	bf08      	it	eq
  4059ae:	462c      	moveq	r4, r5
  4059b0:	9400      	str	r4, [sp, #0]
  4059b2:	f7ff ff75 	bl	4058a0 <_strtol_l.isra.0>
  4059b6:	b003      	add	sp, #12
  4059b8:	bd30      	pop	{r4, r5, pc}
  4059ba:	bf00      	nop
  4059bc:	2000009c 	.word	0x2000009c
  4059c0:	20000100 	.word	0x20000100

004059c4 <_strtoul_l.isra.0>:
  4059c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4059c8:	4680      	mov	r8, r0
  4059ca:	4689      	mov	r9, r1
  4059cc:	4692      	mov	sl, r2
  4059ce:	461e      	mov	r6, r3
  4059d0:	460f      	mov	r7, r1
  4059d2:	463d      	mov	r5, r7
  4059d4:	9808      	ldr	r0, [sp, #32]
  4059d6:	f815 4b01 	ldrb.w	r4, [r5], #1
  4059da:	f000 fa13 	bl	405e04 <__locale_ctype_ptr_l>
  4059de:	4420      	add	r0, r4
  4059e0:	7843      	ldrb	r3, [r0, #1]
  4059e2:	f013 0308 	ands.w	r3, r3, #8
  4059e6:	d10a      	bne.n	4059fe <_strtoul_l.isra.0+0x3a>
  4059e8:	2c2d      	cmp	r4, #45	; 0x2d
  4059ea:	d10a      	bne.n	405a02 <_strtoul_l.isra.0+0x3e>
  4059ec:	782c      	ldrb	r4, [r5, #0]
  4059ee:	2301      	movs	r3, #1
  4059f0:	1cbd      	adds	r5, r7, #2
  4059f2:	b15e      	cbz	r6, 405a0c <_strtoul_l.isra.0+0x48>
  4059f4:	2e10      	cmp	r6, #16
  4059f6:	d113      	bne.n	405a20 <_strtoul_l.isra.0+0x5c>
  4059f8:	2c30      	cmp	r4, #48	; 0x30
  4059fa:	d009      	beq.n	405a10 <_strtoul_l.isra.0+0x4c>
  4059fc:	e010      	b.n	405a20 <_strtoul_l.isra.0+0x5c>
  4059fe:	462f      	mov	r7, r5
  405a00:	e7e7      	b.n	4059d2 <_strtoul_l.isra.0+0xe>
  405a02:	2c2b      	cmp	r4, #43	; 0x2b
  405a04:	bf04      	itt	eq
  405a06:	782c      	ldrbeq	r4, [r5, #0]
  405a08:	1cbd      	addeq	r5, r7, #2
  405a0a:	e7f2      	b.n	4059f2 <_strtoul_l.isra.0+0x2e>
  405a0c:	2c30      	cmp	r4, #48	; 0x30
  405a0e:	d125      	bne.n	405a5c <_strtoul_l.isra.0+0x98>
  405a10:	782a      	ldrb	r2, [r5, #0]
  405a12:	f002 02df 	and.w	r2, r2, #223	; 0xdf
  405a16:	2a58      	cmp	r2, #88	; 0x58
  405a18:	d14a      	bne.n	405ab0 <_strtoul_l.isra.0+0xec>
  405a1a:	786c      	ldrb	r4, [r5, #1]
  405a1c:	2610      	movs	r6, #16
  405a1e:	3502      	adds	r5, #2
  405a20:	f04f 31ff 	mov.w	r1, #4294967295
  405a24:	2700      	movs	r7, #0
  405a26:	fbb1 f1f6 	udiv	r1, r1, r6
  405a2a:	fb06 fe01 	mul.w	lr, r6, r1
  405a2e:	ea6f 0e0e 	mvn.w	lr, lr
  405a32:	4638      	mov	r0, r7
  405a34:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  405a38:	2a09      	cmp	r2, #9
  405a3a:	d811      	bhi.n	405a60 <_strtoul_l.isra.0+0x9c>
  405a3c:	4614      	mov	r4, r2
  405a3e:	42a6      	cmp	r6, r4
  405a40:	dd1d      	ble.n	405a7e <_strtoul_l.isra.0+0xba>
  405a42:	2f00      	cmp	r7, #0
  405a44:	db18      	blt.n	405a78 <_strtoul_l.isra.0+0xb4>
  405a46:	4281      	cmp	r1, r0
  405a48:	d316      	bcc.n	405a78 <_strtoul_l.isra.0+0xb4>
  405a4a:	d101      	bne.n	405a50 <_strtoul_l.isra.0+0x8c>
  405a4c:	45a6      	cmp	lr, r4
  405a4e:	db13      	blt.n	405a78 <_strtoul_l.isra.0+0xb4>
  405a50:	fb00 4006 	mla	r0, r0, r6, r4
  405a54:	2701      	movs	r7, #1
  405a56:	f815 4b01 	ldrb.w	r4, [r5], #1
  405a5a:	e7eb      	b.n	405a34 <_strtoul_l.isra.0+0x70>
  405a5c:	260a      	movs	r6, #10
  405a5e:	e7df      	b.n	405a20 <_strtoul_l.isra.0+0x5c>
  405a60:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
  405a64:	2a19      	cmp	r2, #25
  405a66:	d801      	bhi.n	405a6c <_strtoul_l.isra.0+0xa8>
  405a68:	3c37      	subs	r4, #55	; 0x37
  405a6a:	e7e8      	b.n	405a3e <_strtoul_l.isra.0+0x7a>
  405a6c:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
  405a70:	2a19      	cmp	r2, #25
  405a72:	d804      	bhi.n	405a7e <_strtoul_l.isra.0+0xba>
  405a74:	3c57      	subs	r4, #87	; 0x57
  405a76:	e7e2      	b.n	405a3e <_strtoul_l.isra.0+0x7a>
  405a78:	f04f 37ff 	mov.w	r7, #4294967295
  405a7c:	e7eb      	b.n	405a56 <_strtoul_l.isra.0+0x92>
  405a7e:	2f00      	cmp	r7, #0
  405a80:	da09      	bge.n	405a96 <_strtoul_l.isra.0+0xd2>
  405a82:	2322      	movs	r3, #34	; 0x22
  405a84:	f8c8 3000 	str.w	r3, [r8]
  405a88:	f04f 30ff 	mov.w	r0, #4294967295
  405a8c:	f1ba 0f00 	cmp.w	sl, #0
  405a90:	d107      	bne.n	405aa2 <_strtoul_l.isra.0+0xde>
  405a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a96:	b103      	cbz	r3, 405a9a <_strtoul_l.isra.0+0xd6>
  405a98:	4240      	negs	r0, r0
  405a9a:	f1ba 0f00 	cmp.w	sl, #0
  405a9e:	d00c      	beq.n	405aba <_strtoul_l.isra.0+0xf6>
  405aa0:	b127      	cbz	r7, 405aac <_strtoul_l.isra.0+0xe8>
  405aa2:	3d01      	subs	r5, #1
  405aa4:	f8ca 5000 	str.w	r5, [sl]
  405aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405aac:	464d      	mov	r5, r9
  405aae:	e7f9      	b.n	405aa4 <_strtoul_l.isra.0+0xe0>
  405ab0:	2430      	movs	r4, #48	; 0x30
  405ab2:	2e00      	cmp	r6, #0
  405ab4:	d1b4      	bne.n	405a20 <_strtoul_l.isra.0+0x5c>
  405ab6:	2608      	movs	r6, #8
  405ab8:	e7b2      	b.n	405a20 <_strtoul_l.isra.0+0x5c>
  405aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

00405ac0 <_strtoul_r>:
  405ac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  405ac2:	4c06      	ldr	r4, [pc, #24]	; (405adc <_strtoul_r+0x1c>)
  405ac4:	4d06      	ldr	r5, [pc, #24]	; (405ae0 <_strtoul_r+0x20>)
  405ac6:	6824      	ldr	r4, [r4, #0]
  405ac8:	6a24      	ldr	r4, [r4, #32]
  405aca:	2c00      	cmp	r4, #0
  405acc:	bf08      	it	eq
  405ace:	462c      	moveq	r4, r5
  405ad0:	9400      	str	r4, [sp, #0]
  405ad2:	f7ff ff77 	bl	4059c4 <_strtoul_l.isra.0>
  405ad6:	b003      	add	sp, #12
  405ad8:	bd30      	pop	{r4, r5, pc}
  405ada:	bf00      	nop
  405adc:	2000009c 	.word	0x2000009c
  405ae0:	20000100 	.word	0x20000100

00405ae4 <__submore>:
  405ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ae8:	460c      	mov	r4, r1
  405aea:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405aec:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405af0:	4299      	cmp	r1, r3
  405af2:	d11e      	bne.n	405b32 <__submore+0x4e>
  405af4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405af8:	f7fd f9a8 	bl	402e4c <_malloc_r>
  405afc:	b918      	cbnz	r0, 405b06 <__submore+0x22>
  405afe:	f04f 30ff 	mov.w	r0, #4294967295
  405b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b0a:	63a3      	str	r3, [r4, #56]	; 0x38
  405b0c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
  405b10:	6360      	str	r0, [r4, #52]	; 0x34
  405b12:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  405b16:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  405b1a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  405b1e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  405b22:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  405b26:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  405b2a:	6020      	str	r0, [r4, #0]
  405b2c:	2000      	movs	r0, #0
  405b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b32:	6ba6      	ldr	r6, [r4, #56]	; 0x38
  405b34:	0077      	lsls	r7, r6, #1
  405b36:	463a      	mov	r2, r7
  405b38:	f000 f988 	bl	405e4c <_realloc_r>
  405b3c:	4605      	mov	r5, r0
  405b3e:	2800      	cmp	r0, #0
  405b40:	d0dd      	beq.n	405afe <__submore+0x1a>
  405b42:	eb00 0806 	add.w	r8, r0, r6
  405b46:	4601      	mov	r1, r0
  405b48:	4632      	mov	r2, r6
  405b4a:	4640      	mov	r0, r8
  405b4c:	f7fd f91c 	bl	402d88 <memcpy>
  405b50:	f8c4 8000 	str.w	r8, [r4]
  405b54:	6365      	str	r5, [r4, #52]	; 0x34
  405b56:	63a7      	str	r7, [r4, #56]	; 0x38
  405b58:	e7e8      	b.n	405b2c <__submore+0x48>
	...

00405b5c <_ungetc_r>:
  405b5c:	1c4b      	adds	r3, r1, #1
  405b5e:	b570      	push	{r4, r5, r6, lr}
  405b60:	4606      	mov	r6, r0
  405b62:	460d      	mov	r5, r1
  405b64:	4614      	mov	r4, r2
  405b66:	d103      	bne.n	405b70 <_ungetc_r+0x14>
  405b68:	f04f 35ff 	mov.w	r5, #4294967295
  405b6c:	4628      	mov	r0, r5
  405b6e:	bd70      	pop	{r4, r5, r6, pc}
  405b70:	b118      	cbz	r0, 405b7a <_ungetc_r+0x1e>
  405b72:	6983      	ldr	r3, [r0, #24]
  405b74:	b90b      	cbnz	r3, 405b7a <_ungetc_r+0x1e>
  405b76:	f7fd f83d 	bl	402bf4 <__sinit>
  405b7a:	4b2e      	ldr	r3, [pc, #184]	; (405c34 <_ungetc_r+0xd8>)
  405b7c:	429c      	cmp	r4, r3
  405b7e:	d12c      	bne.n	405bda <_ungetc_r+0x7e>
  405b80:	6874      	ldr	r4, [r6, #4]
  405b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b86:	f023 0320 	bic.w	r3, r3, #32
  405b8a:	81a3      	strh	r3, [r4, #12]
  405b8c:	b29b      	uxth	r3, r3
  405b8e:	0759      	lsls	r1, r3, #29
  405b90:	d413      	bmi.n	405bba <_ungetc_r+0x5e>
  405b92:	06da      	lsls	r2, r3, #27
  405b94:	d5e8      	bpl.n	405b68 <_ungetc_r+0xc>
  405b96:	071b      	lsls	r3, r3, #28
  405b98:	d50b      	bpl.n	405bb2 <_ungetc_r+0x56>
  405b9a:	4621      	mov	r1, r4
  405b9c:	4630      	mov	r0, r6
  405b9e:	f7fc ffad 	bl	402afc <_fflush_r>
  405ba2:	2800      	cmp	r0, #0
  405ba4:	d1e0      	bne.n	405b68 <_ungetc_r+0xc>
  405ba6:	89a3      	ldrh	r3, [r4, #12]
  405ba8:	60a0      	str	r0, [r4, #8]
  405baa:	f023 0308 	bic.w	r3, r3, #8
  405bae:	81a3      	strh	r3, [r4, #12]
  405bb0:	61a0      	str	r0, [r4, #24]
  405bb2:	89a3      	ldrh	r3, [r4, #12]
  405bb4:	f043 0304 	orr.w	r3, r3, #4
  405bb8:	81a3      	strh	r3, [r4, #12]
  405bba:	6b63      	ldr	r3, [r4, #52]	; 0x34
  405bbc:	6862      	ldr	r2, [r4, #4]
  405bbe:	b2ed      	uxtb	r5, r5
  405bc0:	b1e3      	cbz	r3, 405bfc <_ungetc_r+0xa0>
  405bc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405bc4:	429a      	cmp	r2, r3
  405bc6:	da12      	bge.n	405bee <_ungetc_r+0x92>
  405bc8:	6823      	ldr	r3, [r4, #0]
  405bca:	1e5a      	subs	r2, r3, #1
  405bcc:	6022      	str	r2, [r4, #0]
  405bce:	f803 5c01 	strb.w	r5, [r3, #-1]
  405bd2:	6863      	ldr	r3, [r4, #4]
  405bd4:	3301      	adds	r3, #1
  405bd6:	6063      	str	r3, [r4, #4]
  405bd8:	e7c8      	b.n	405b6c <_ungetc_r+0x10>
  405bda:	4b17      	ldr	r3, [pc, #92]	; (405c38 <_ungetc_r+0xdc>)
  405bdc:	429c      	cmp	r4, r3
  405bde:	d101      	bne.n	405be4 <_ungetc_r+0x88>
  405be0:	68b4      	ldr	r4, [r6, #8]
  405be2:	e7ce      	b.n	405b82 <_ungetc_r+0x26>
  405be4:	4b15      	ldr	r3, [pc, #84]	; (405c3c <_ungetc_r+0xe0>)
  405be6:	429c      	cmp	r4, r3
  405be8:	bf08      	it	eq
  405bea:	68f4      	ldreq	r4, [r6, #12]
  405bec:	e7c9      	b.n	405b82 <_ungetc_r+0x26>
  405bee:	4621      	mov	r1, r4
  405bf0:	4630      	mov	r0, r6
  405bf2:	f7ff ff77 	bl	405ae4 <__submore>
  405bf6:	2800      	cmp	r0, #0
  405bf8:	d0e6      	beq.n	405bc8 <_ungetc_r+0x6c>
  405bfa:	e7b5      	b.n	405b68 <_ungetc_r+0xc>
  405bfc:	6921      	ldr	r1, [r4, #16]
  405bfe:	6823      	ldr	r3, [r4, #0]
  405c00:	b151      	cbz	r1, 405c18 <_ungetc_r+0xbc>
  405c02:	4299      	cmp	r1, r3
  405c04:	d208      	bcs.n	405c18 <_ungetc_r+0xbc>
  405c06:	f813 1c01 	ldrb.w	r1, [r3, #-1]
  405c0a:	428d      	cmp	r5, r1
  405c0c:	d104      	bne.n	405c18 <_ungetc_r+0xbc>
  405c0e:	3b01      	subs	r3, #1
  405c10:	3201      	adds	r2, #1
  405c12:	6023      	str	r3, [r4, #0]
  405c14:	6062      	str	r2, [r4, #4]
  405c16:	e7a9      	b.n	405b6c <_ungetc_r+0x10>
  405c18:	63e3      	str	r3, [r4, #60]	; 0x3c
  405c1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405c1e:	6363      	str	r3, [r4, #52]	; 0x34
  405c20:	2303      	movs	r3, #3
  405c22:	63a3      	str	r3, [r4, #56]	; 0x38
  405c24:	4623      	mov	r3, r4
  405c26:	6422      	str	r2, [r4, #64]	; 0x40
  405c28:	f803 5f46 	strb.w	r5, [r3, #70]!
  405c2c:	6023      	str	r3, [r4, #0]
  405c2e:	2301      	movs	r3, #1
  405c30:	e7d1      	b.n	405bd6 <_ungetc_r+0x7a>
  405c32:	bf00      	nop
  405c34:	00406bb8 	.word	0x00406bb8
  405c38:	00406bd8 	.word	0x00406bd8
  405c3c:	00406b98 	.word	0x00406b98

00405c40 <__swbuf_r>:
  405c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c42:	460e      	mov	r6, r1
  405c44:	4614      	mov	r4, r2
  405c46:	4605      	mov	r5, r0
  405c48:	b118      	cbz	r0, 405c52 <__swbuf_r+0x12>
  405c4a:	6983      	ldr	r3, [r0, #24]
  405c4c:	b90b      	cbnz	r3, 405c52 <__swbuf_r+0x12>
  405c4e:	f7fc ffd1 	bl	402bf4 <__sinit>
  405c52:	4b21      	ldr	r3, [pc, #132]	; (405cd8 <__swbuf_r+0x98>)
  405c54:	429c      	cmp	r4, r3
  405c56:	d12a      	bne.n	405cae <__swbuf_r+0x6e>
  405c58:	686c      	ldr	r4, [r5, #4]
  405c5a:	69a3      	ldr	r3, [r4, #24]
  405c5c:	60a3      	str	r3, [r4, #8]
  405c5e:	89a3      	ldrh	r3, [r4, #12]
  405c60:	071a      	lsls	r2, r3, #28
  405c62:	d52e      	bpl.n	405cc2 <__swbuf_r+0x82>
  405c64:	6923      	ldr	r3, [r4, #16]
  405c66:	b363      	cbz	r3, 405cc2 <__swbuf_r+0x82>
  405c68:	6923      	ldr	r3, [r4, #16]
  405c6a:	6820      	ldr	r0, [r4, #0]
  405c6c:	1ac0      	subs	r0, r0, r3
  405c6e:	6963      	ldr	r3, [r4, #20]
  405c70:	b2f6      	uxtb	r6, r6
  405c72:	4298      	cmp	r0, r3
  405c74:	4637      	mov	r7, r6
  405c76:	db04      	blt.n	405c82 <__swbuf_r+0x42>
  405c78:	4621      	mov	r1, r4
  405c7a:	4628      	mov	r0, r5
  405c7c:	f7fc ff3e 	bl	402afc <_fflush_r>
  405c80:	bb28      	cbnz	r0, 405cce <__swbuf_r+0x8e>
  405c82:	68a3      	ldr	r3, [r4, #8]
  405c84:	3b01      	subs	r3, #1
  405c86:	60a3      	str	r3, [r4, #8]
  405c88:	6823      	ldr	r3, [r4, #0]
  405c8a:	1c5a      	adds	r2, r3, #1
  405c8c:	6022      	str	r2, [r4, #0]
  405c8e:	701e      	strb	r6, [r3, #0]
  405c90:	6963      	ldr	r3, [r4, #20]
  405c92:	3001      	adds	r0, #1
  405c94:	4298      	cmp	r0, r3
  405c96:	d004      	beq.n	405ca2 <__swbuf_r+0x62>
  405c98:	89a3      	ldrh	r3, [r4, #12]
  405c9a:	07db      	lsls	r3, r3, #31
  405c9c:	d519      	bpl.n	405cd2 <__swbuf_r+0x92>
  405c9e:	2e0a      	cmp	r6, #10
  405ca0:	d117      	bne.n	405cd2 <__swbuf_r+0x92>
  405ca2:	4621      	mov	r1, r4
  405ca4:	4628      	mov	r0, r5
  405ca6:	f7fc ff29 	bl	402afc <_fflush_r>
  405caa:	b190      	cbz	r0, 405cd2 <__swbuf_r+0x92>
  405cac:	e00f      	b.n	405cce <__swbuf_r+0x8e>
  405cae:	4b0b      	ldr	r3, [pc, #44]	; (405cdc <__swbuf_r+0x9c>)
  405cb0:	429c      	cmp	r4, r3
  405cb2:	d101      	bne.n	405cb8 <__swbuf_r+0x78>
  405cb4:	68ac      	ldr	r4, [r5, #8]
  405cb6:	e7d0      	b.n	405c5a <__swbuf_r+0x1a>
  405cb8:	4b09      	ldr	r3, [pc, #36]	; (405ce0 <__swbuf_r+0xa0>)
  405cba:	429c      	cmp	r4, r3
  405cbc:	bf08      	it	eq
  405cbe:	68ec      	ldreq	r4, [r5, #12]
  405cc0:	e7cb      	b.n	405c5a <__swbuf_r+0x1a>
  405cc2:	4621      	mov	r1, r4
  405cc4:	4628      	mov	r0, r5
  405cc6:	f000 f80d 	bl	405ce4 <__swsetup_r>
  405cca:	2800      	cmp	r0, #0
  405ccc:	d0cc      	beq.n	405c68 <__swbuf_r+0x28>
  405cce:	f04f 37ff 	mov.w	r7, #4294967295
  405cd2:	4638      	mov	r0, r7
  405cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405cd6:	bf00      	nop
  405cd8:	00406bb8 	.word	0x00406bb8
  405cdc:	00406bd8 	.word	0x00406bd8
  405ce0:	00406b98 	.word	0x00406b98

00405ce4 <__swsetup_r>:
  405ce4:	4b32      	ldr	r3, [pc, #200]	; (405db0 <__swsetup_r+0xcc>)
  405ce6:	b570      	push	{r4, r5, r6, lr}
  405ce8:	681d      	ldr	r5, [r3, #0]
  405cea:	4606      	mov	r6, r0
  405cec:	460c      	mov	r4, r1
  405cee:	b125      	cbz	r5, 405cfa <__swsetup_r+0x16>
  405cf0:	69ab      	ldr	r3, [r5, #24]
  405cf2:	b913      	cbnz	r3, 405cfa <__swsetup_r+0x16>
  405cf4:	4628      	mov	r0, r5
  405cf6:	f7fc ff7d 	bl	402bf4 <__sinit>
  405cfa:	4b2e      	ldr	r3, [pc, #184]	; (405db4 <__swsetup_r+0xd0>)
  405cfc:	429c      	cmp	r4, r3
  405cfe:	d10f      	bne.n	405d20 <__swsetup_r+0x3c>
  405d00:	686c      	ldr	r4, [r5, #4]
  405d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d06:	b29a      	uxth	r2, r3
  405d08:	0715      	lsls	r5, r2, #28
  405d0a:	d42c      	bmi.n	405d66 <__swsetup_r+0x82>
  405d0c:	06d0      	lsls	r0, r2, #27
  405d0e:	d411      	bmi.n	405d34 <__swsetup_r+0x50>
  405d10:	2209      	movs	r2, #9
  405d12:	6032      	str	r2, [r6, #0]
  405d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d18:	81a3      	strh	r3, [r4, #12]
  405d1a:	f04f 30ff 	mov.w	r0, #4294967295
  405d1e:	bd70      	pop	{r4, r5, r6, pc}
  405d20:	4b25      	ldr	r3, [pc, #148]	; (405db8 <__swsetup_r+0xd4>)
  405d22:	429c      	cmp	r4, r3
  405d24:	d101      	bne.n	405d2a <__swsetup_r+0x46>
  405d26:	68ac      	ldr	r4, [r5, #8]
  405d28:	e7eb      	b.n	405d02 <__swsetup_r+0x1e>
  405d2a:	4b24      	ldr	r3, [pc, #144]	; (405dbc <__swsetup_r+0xd8>)
  405d2c:	429c      	cmp	r4, r3
  405d2e:	bf08      	it	eq
  405d30:	68ec      	ldreq	r4, [r5, #12]
  405d32:	e7e6      	b.n	405d02 <__swsetup_r+0x1e>
  405d34:	0751      	lsls	r1, r2, #29
  405d36:	d512      	bpl.n	405d5e <__swsetup_r+0x7a>
  405d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405d3a:	b141      	cbz	r1, 405d4e <__swsetup_r+0x6a>
  405d3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405d40:	4299      	cmp	r1, r3
  405d42:	d002      	beq.n	405d4a <__swsetup_r+0x66>
  405d44:	4630      	mov	r0, r6
  405d46:	f7fd f833 	bl	402db0 <_free_r>
  405d4a:	2300      	movs	r3, #0
  405d4c:	6363      	str	r3, [r4, #52]	; 0x34
  405d4e:	89a3      	ldrh	r3, [r4, #12]
  405d50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  405d54:	81a3      	strh	r3, [r4, #12]
  405d56:	2300      	movs	r3, #0
  405d58:	6063      	str	r3, [r4, #4]
  405d5a:	6923      	ldr	r3, [r4, #16]
  405d5c:	6023      	str	r3, [r4, #0]
  405d5e:	89a3      	ldrh	r3, [r4, #12]
  405d60:	f043 0308 	orr.w	r3, r3, #8
  405d64:	81a3      	strh	r3, [r4, #12]
  405d66:	6923      	ldr	r3, [r4, #16]
  405d68:	b94b      	cbnz	r3, 405d7e <__swsetup_r+0x9a>
  405d6a:	89a3      	ldrh	r3, [r4, #12]
  405d6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
  405d70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405d74:	d003      	beq.n	405d7e <__swsetup_r+0x9a>
  405d76:	4621      	mov	r1, r4
  405d78:	4630      	mov	r0, r6
  405d7a:	f7fe fd2b 	bl	4047d4 <__smakebuf_r>
  405d7e:	89a2      	ldrh	r2, [r4, #12]
  405d80:	f012 0301 	ands.w	r3, r2, #1
  405d84:	d00c      	beq.n	405da0 <__swsetup_r+0xbc>
  405d86:	2300      	movs	r3, #0
  405d88:	60a3      	str	r3, [r4, #8]
  405d8a:	6963      	ldr	r3, [r4, #20]
  405d8c:	425b      	negs	r3, r3
  405d8e:	61a3      	str	r3, [r4, #24]
  405d90:	6923      	ldr	r3, [r4, #16]
  405d92:	b953      	cbnz	r3, 405daa <__swsetup_r+0xc6>
  405d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d98:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  405d9c:	d1ba      	bne.n	405d14 <__swsetup_r+0x30>
  405d9e:	bd70      	pop	{r4, r5, r6, pc}
  405da0:	0792      	lsls	r2, r2, #30
  405da2:	bf58      	it	pl
  405da4:	6963      	ldrpl	r3, [r4, #20]
  405da6:	60a3      	str	r3, [r4, #8]
  405da8:	e7f2      	b.n	405d90 <__swsetup_r+0xac>
  405daa:	2000      	movs	r0, #0
  405dac:	e7f7      	b.n	405d9e <__swsetup_r+0xba>
  405dae:	bf00      	nop
  405db0:	2000009c 	.word	0x2000009c
  405db4:	00406bb8 	.word	0x00406bb8
  405db8:	00406bd8 	.word	0x00406bd8
  405dbc:	00406b98 	.word	0x00406b98

00405dc0 <_fstat_r>:
  405dc0:	b538      	push	{r3, r4, r5, lr}
  405dc2:	4c07      	ldr	r4, [pc, #28]	; (405de0 <_fstat_r+0x20>)
  405dc4:	2300      	movs	r3, #0
  405dc6:	4605      	mov	r5, r0
  405dc8:	4608      	mov	r0, r1
  405dca:	4611      	mov	r1, r2
  405dcc:	6023      	str	r3, [r4, #0]
  405dce:	f7fb fc52 	bl	401676 <_fstat>
  405dd2:	1c43      	adds	r3, r0, #1
  405dd4:	d102      	bne.n	405ddc <_fstat_r+0x1c>
  405dd6:	6823      	ldr	r3, [r4, #0]
  405dd8:	b103      	cbz	r3, 405ddc <_fstat_r+0x1c>
  405dda:	602b      	str	r3, [r5, #0]
  405ddc:	bd38      	pop	{r3, r4, r5, pc}
  405dde:	bf00      	nop
  405de0:	20000424 	.word	0x20000424

00405de4 <_isatty_r>:
  405de4:	b538      	push	{r3, r4, r5, lr}
  405de6:	4c06      	ldr	r4, [pc, #24]	; (405e00 <_isatty_r+0x1c>)
  405de8:	2300      	movs	r3, #0
  405dea:	4605      	mov	r5, r0
  405dec:	4608      	mov	r0, r1
  405dee:	6023      	str	r3, [r4, #0]
  405df0:	f7fb fc46 	bl	401680 <_isatty>
  405df4:	1c43      	adds	r3, r0, #1
  405df6:	d102      	bne.n	405dfe <_isatty_r+0x1a>
  405df8:	6823      	ldr	r3, [r4, #0]
  405dfa:	b103      	cbz	r3, 405dfe <_isatty_r+0x1a>
  405dfc:	602b      	str	r3, [r5, #0]
  405dfe:	bd38      	pop	{r3, r4, r5, pc}
  405e00:	20000424 	.word	0x20000424

00405e04 <__locale_ctype_ptr_l>:
  405e04:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  405e08:	4770      	bx	lr
	...

00405e0c <__locale_ctype_ptr>:
  405e0c:	4b04      	ldr	r3, [pc, #16]	; (405e20 <__locale_ctype_ptr+0x14>)
  405e0e:	4a05      	ldr	r2, [pc, #20]	; (405e24 <__locale_ctype_ptr+0x18>)
  405e10:	681b      	ldr	r3, [r3, #0]
  405e12:	6a1b      	ldr	r3, [r3, #32]
  405e14:	2b00      	cmp	r3, #0
  405e16:	bf08      	it	eq
  405e18:	4613      	moveq	r3, r2
  405e1a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
  405e1e:	4770      	bx	lr
  405e20:	2000009c 	.word	0x2000009c
  405e24:	20000100 	.word	0x20000100

00405e28 <__ascii_mbtowc>:
  405e28:	b082      	sub	sp, #8
  405e2a:	b901      	cbnz	r1, 405e2e <__ascii_mbtowc+0x6>
  405e2c:	a901      	add	r1, sp, #4
  405e2e:	b142      	cbz	r2, 405e42 <__ascii_mbtowc+0x1a>
  405e30:	b14b      	cbz	r3, 405e46 <__ascii_mbtowc+0x1e>
  405e32:	7813      	ldrb	r3, [r2, #0]
  405e34:	600b      	str	r3, [r1, #0]
  405e36:	7812      	ldrb	r2, [r2, #0]
  405e38:	1c10      	adds	r0, r2, #0
  405e3a:	bf18      	it	ne
  405e3c:	2001      	movne	r0, #1
  405e3e:	b002      	add	sp, #8
  405e40:	4770      	bx	lr
  405e42:	4610      	mov	r0, r2
  405e44:	e7fb      	b.n	405e3e <__ascii_mbtowc+0x16>
  405e46:	f06f 0001 	mvn.w	r0, #1
  405e4a:	e7f8      	b.n	405e3e <__ascii_mbtowc+0x16>

00405e4c <_realloc_r>:
  405e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e4e:	4607      	mov	r7, r0
  405e50:	4614      	mov	r4, r2
  405e52:	460e      	mov	r6, r1
  405e54:	b921      	cbnz	r1, 405e60 <_realloc_r+0x14>
  405e56:	4611      	mov	r1, r2
  405e58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  405e5c:	f7fc bff6 	b.w	402e4c <_malloc_r>
  405e60:	b922      	cbnz	r2, 405e6c <_realloc_r+0x20>
  405e62:	f7fc ffa5 	bl	402db0 <_free_r>
  405e66:	4625      	mov	r5, r4
  405e68:	4628      	mov	r0, r5
  405e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405e6c:	f000 f821 	bl	405eb2 <_malloc_usable_size_r>
  405e70:	4284      	cmp	r4, r0
  405e72:	d90f      	bls.n	405e94 <_realloc_r+0x48>
  405e74:	4621      	mov	r1, r4
  405e76:	4638      	mov	r0, r7
  405e78:	f7fc ffe8 	bl	402e4c <_malloc_r>
  405e7c:	4605      	mov	r5, r0
  405e7e:	2800      	cmp	r0, #0
  405e80:	d0f2      	beq.n	405e68 <_realloc_r+0x1c>
  405e82:	4631      	mov	r1, r6
  405e84:	4622      	mov	r2, r4
  405e86:	f7fc ff7f 	bl	402d88 <memcpy>
  405e8a:	4631      	mov	r1, r6
  405e8c:	4638      	mov	r0, r7
  405e8e:	f7fc ff8f 	bl	402db0 <_free_r>
  405e92:	e7e9      	b.n	405e68 <_realloc_r+0x1c>
  405e94:	4635      	mov	r5, r6
  405e96:	e7e7      	b.n	405e68 <_realloc_r+0x1c>

00405e98 <__ascii_wctomb>:
  405e98:	b149      	cbz	r1, 405eae <__ascii_wctomb+0x16>
  405e9a:	2aff      	cmp	r2, #255	; 0xff
  405e9c:	bf85      	ittet	hi
  405e9e:	238a      	movhi	r3, #138	; 0x8a
  405ea0:	6003      	strhi	r3, [r0, #0]
  405ea2:	700a      	strbls	r2, [r1, #0]
  405ea4:	f04f 30ff 	movhi.w	r0, #4294967295
  405ea8:	bf98      	it	ls
  405eaa:	2001      	movls	r0, #1
  405eac:	4770      	bx	lr
  405eae:	4608      	mov	r0, r1
  405eb0:	4770      	bx	lr

00405eb2 <_malloc_usable_size_r>:
  405eb2:	f851 0c04 	ldr.w	r0, [r1, #-4]
  405eb6:	2800      	cmp	r0, #0
  405eb8:	f1a0 0004 	sub.w	r0, r0, #4
  405ebc:	bfbc      	itt	lt
  405ebe:	580b      	ldrlt	r3, [r1, r0]
  405ec0:	18c0      	addlt	r0, r0, r3
  405ec2:	4770      	bx	lr

00405ec4 <__aeabi_drsub>:
  405ec4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405ec8:	e002      	b.n	405ed0 <__adddf3>
  405eca:	bf00      	nop

00405ecc <__aeabi_dsub>:
  405ecc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405ed0 <__adddf3>:
  405ed0:	b530      	push	{r4, r5, lr}
  405ed2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405ed6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405eda:	ea94 0f05 	teq	r4, r5
  405ede:	bf08      	it	eq
  405ee0:	ea90 0f02 	teqeq	r0, r2
  405ee4:	bf1f      	itttt	ne
  405ee6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405eea:	ea55 0c02 	orrsne.w	ip, r5, r2
  405eee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405ef2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ef6:	f000 80e2 	beq.w	4060be <__adddf3+0x1ee>
  405efa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405efe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405f02:	bfb8      	it	lt
  405f04:	426d      	neglt	r5, r5
  405f06:	dd0c      	ble.n	405f22 <__adddf3+0x52>
  405f08:	442c      	add	r4, r5
  405f0a:	ea80 0202 	eor.w	r2, r0, r2
  405f0e:	ea81 0303 	eor.w	r3, r1, r3
  405f12:	ea82 0000 	eor.w	r0, r2, r0
  405f16:	ea83 0101 	eor.w	r1, r3, r1
  405f1a:	ea80 0202 	eor.w	r2, r0, r2
  405f1e:	ea81 0303 	eor.w	r3, r1, r3
  405f22:	2d36      	cmp	r5, #54	; 0x36
  405f24:	bf88      	it	hi
  405f26:	bd30      	pophi	{r4, r5, pc}
  405f28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405f2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405f30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405f34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405f38:	d002      	beq.n	405f40 <__adddf3+0x70>
  405f3a:	4240      	negs	r0, r0
  405f3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405f40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405f44:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405f48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405f4c:	d002      	beq.n	405f54 <__adddf3+0x84>
  405f4e:	4252      	negs	r2, r2
  405f50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405f54:	ea94 0f05 	teq	r4, r5
  405f58:	f000 80a7 	beq.w	4060aa <__adddf3+0x1da>
  405f5c:	f1a4 0401 	sub.w	r4, r4, #1
  405f60:	f1d5 0e20 	rsbs	lr, r5, #32
  405f64:	db0d      	blt.n	405f82 <__adddf3+0xb2>
  405f66:	fa02 fc0e 	lsl.w	ip, r2, lr
  405f6a:	fa22 f205 	lsr.w	r2, r2, r5
  405f6e:	1880      	adds	r0, r0, r2
  405f70:	f141 0100 	adc.w	r1, r1, #0
  405f74:	fa03 f20e 	lsl.w	r2, r3, lr
  405f78:	1880      	adds	r0, r0, r2
  405f7a:	fa43 f305 	asr.w	r3, r3, r5
  405f7e:	4159      	adcs	r1, r3
  405f80:	e00e      	b.n	405fa0 <__adddf3+0xd0>
  405f82:	f1a5 0520 	sub.w	r5, r5, #32
  405f86:	f10e 0e20 	add.w	lr, lr, #32
  405f8a:	2a01      	cmp	r2, #1
  405f8c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405f90:	bf28      	it	cs
  405f92:	f04c 0c02 	orrcs.w	ip, ip, #2
  405f96:	fa43 f305 	asr.w	r3, r3, r5
  405f9a:	18c0      	adds	r0, r0, r3
  405f9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405fa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405fa4:	d507      	bpl.n	405fb6 <__adddf3+0xe6>
  405fa6:	f04f 0e00 	mov.w	lr, #0
  405faa:	f1dc 0c00 	rsbs	ip, ip, #0
  405fae:	eb7e 0000 	sbcs.w	r0, lr, r0
  405fb2:	eb6e 0101 	sbc.w	r1, lr, r1
  405fb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405fba:	d31b      	bcc.n	405ff4 <__adddf3+0x124>
  405fbc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405fc0:	d30c      	bcc.n	405fdc <__adddf3+0x10c>
  405fc2:	0849      	lsrs	r1, r1, #1
  405fc4:	ea5f 0030 	movs.w	r0, r0, rrx
  405fc8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405fcc:	f104 0401 	add.w	r4, r4, #1
  405fd0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405fd4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405fd8:	f080 809a 	bcs.w	406110 <__adddf3+0x240>
  405fdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405fe0:	bf08      	it	eq
  405fe2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405fe6:	f150 0000 	adcs.w	r0, r0, #0
  405fea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405fee:	ea41 0105 	orr.w	r1, r1, r5
  405ff2:	bd30      	pop	{r4, r5, pc}
  405ff4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ff8:	4140      	adcs	r0, r0
  405ffa:	eb41 0101 	adc.w	r1, r1, r1
  405ffe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406002:	f1a4 0401 	sub.w	r4, r4, #1
  406006:	d1e9      	bne.n	405fdc <__adddf3+0x10c>
  406008:	f091 0f00 	teq	r1, #0
  40600c:	bf04      	itt	eq
  40600e:	4601      	moveq	r1, r0
  406010:	2000      	moveq	r0, #0
  406012:	fab1 f381 	clz	r3, r1
  406016:	bf08      	it	eq
  406018:	3320      	addeq	r3, #32
  40601a:	f1a3 030b 	sub.w	r3, r3, #11
  40601e:	f1b3 0220 	subs.w	r2, r3, #32
  406022:	da0c      	bge.n	40603e <__adddf3+0x16e>
  406024:	320c      	adds	r2, #12
  406026:	dd08      	ble.n	40603a <__adddf3+0x16a>
  406028:	f102 0c14 	add.w	ip, r2, #20
  40602c:	f1c2 020c 	rsb	r2, r2, #12
  406030:	fa01 f00c 	lsl.w	r0, r1, ip
  406034:	fa21 f102 	lsr.w	r1, r1, r2
  406038:	e00c      	b.n	406054 <__adddf3+0x184>
  40603a:	f102 0214 	add.w	r2, r2, #20
  40603e:	bfd8      	it	le
  406040:	f1c2 0c20 	rsble	ip, r2, #32
  406044:	fa01 f102 	lsl.w	r1, r1, r2
  406048:	fa20 fc0c 	lsr.w	ip, r0, ip
  40604c:	bfdc      	itt	le
  40604e:	ea41 010c 	orrle.w	r1, r1, ip
  406052:	4090      	lslle	r0, r2
  406054:	1ae4      	subs	r4, r4, r3
  406056:	bfa2      	ittt	ge
  406058:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40605c:	4329      	orrge	r1, r5
  40605e:	bd30      	popge	{r4, r5, pc}
  406060:	ea6f 0404 	mvn.w	r4, r4
  406064:	3c1f      	subs	r4, #31
  406066:	da1c      	bge.n	4060a2 <__adddf3+0x1d2>
  406068:	340c      	adds	r4, #12
  40606a:	dc0e      	bgt.n	40608a <__adddf3+0x1ba>
  40606c:	f104 0414 	add.w	r4, r4, #20
  406070:	f1c4 0220 	rsb	r2, r4, #32
  406074:	fa20 f004 	lsr.w	r0, r0, r4
  406078:	fa01 f302 	lsl.w	r3, r1, r2
  40607c:	ea40 0003 	orr.w	r0, r0, r3
  406080:	fa21 f304 	lsr.w	r3, r1, r4
  406084:	ea45 0103 	orr.w	r1, r5, r3
  406088:	bd30      	pop	{r4, r5, pc}
  40608a:	f1c4 040c 	rsb	r4, r4, #12
  40608e:	f1c4 0220 	rsb	r2, r4, #32
  406092:	fa20 f002 	lsr.w	r0, r0, r2
  406096:	fa01 f304 	lsl.w	r3, r1, r4
  40609a:	ea40 0003 	orr.w	r0, r0, r3
  40609e:	4629      	mov	r1, r5
  4060a0:	bd30      	pop	{r4, r5, pc}
  4060a2:	fa21 f004 	lsr.w	r0, r1, r4
  4060a6:	4629      	mov	r1, r5
  4060a8:	bd30      	pop	{r4, r5, pc}
  4060aa:	f094 0f00 	teq	r4, #0
  4060ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4060b2:	bf06      	itte	eq
  4060b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4060b8:	3401      	addeq	r4, #1
  4060ba:	3d01      	subne	r5, #1
  4060bc:	e74e      	b.n	405f5c <__adddf3+0x8c>
  4060be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4060c2:	bf18      	it	ne
  4060c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4060c8:	d029      	beq.n	40611e <__adddf3+0x24e>
  4060ca:	ea94 0f05 	teq	r4, r5
  4060ce:	bf08      	it	eq
  4060d0:	ea90 0f02 	teqeq	r0, r2
  4060d4:	d005      	beq.n	4060e2 <__adddf3+0x212>
  4060d6:	ea54 0c00 	orrs.w	ip, r4, r0
  4060da:	bf04      	itt	eq
  4060dc:	4619      	moveq	r1, r3
  4060de:	4610      	moveq	r0, r2
  4060e0:	bd30      	pop	{r4, r5, pc}
  4060e2:	ea91 0f03 	teq	r1, r3
  4060e6:	bf1e      	ittt	ne
  4060e8:	2100      	movne	r1, #0
  4060ea:	2000      	movne	r0, #0
  4060ec:	bd30      	popne	{r4, r5, pc}
  4060ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4060f2:	d105      	bne.n	406100 <__adddf3+0x230>
  4060f4:	0040      	lsls	r0, r0, #1
  4060f6:	4149      	adcs	r1, r1
  4060f8:	bf28      	it	cs
  4060fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4060fe:	bd30      	pop	{r4, r5, pc}
  406100:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406104:	bf3c      	itt	cc
  406106:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40610a:	bd30      	popcc	{r4, r5, pc}
  40610c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406110:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406114:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406118:	f04f 0000 	mov.w	r0, #0
  40611c:	bd30      	pop	{r4, r5, pc}
  40611e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406122:	bf1a      	itte	ne
  406124:	4619      	movne	r1, r3
  406126:	4610      	movne	r0, r2
  406128:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40612c:	bf1c      	itt	ne
  40612e:	460b      	movne	r3, r1
  406130:	4602      	movne	r2, r0
  406132:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406136:	bf06      	itte	eq
  406138:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40613c:	ea91 0f03 	teqeq	r1, r3
  406140:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406144:	bd30      	pop	{r4, r5, pc}
  406146:	bf00      	nop

00406148 <__aeabi_ui2d>:
  406148:	f090 0f00 	teq	r0, #0
  40614c:	bf04      	itt	eq
  40614e:	2100      	moveq	r1, #0
  406150:	4770      	bxeq	lr
  406152:	b530      	push	{r4, r5, lr}
  406154:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406158:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40615c:	f04f 0500 	mov.w	r5, #0
  406160:	f04f 0100 	mov.w	r1, #0
  406164:	e750      	b.n	406008 <__adddf3+0x138>
  406166:	bf00      	nop

00406168 <__aeabi_i2d>:
  406168:	f090 0f00 	teq	r0, #0
  40616c:	bf04      	itt	eq
  40616e:	2100      	moveq	r1, #0
  406170:	4770      	bxeq	lr
  406172:	b530      	push	{r4, r5, lr}
  406174:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406178:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40617c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406180:	bf48      	it	mi
  406182:	4240      	negmi	r0, r0
  406184:	f04f 0100 	mov.w	r1, #0
  406188:	e73e      	b.n	406008 <__adddf3+0x138>
  40618a:	bf00      	nop

0040618c <__aeabi_f2d>:
  40618c:	0042      	lsls	r2, r0, #1
  40618e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406192:	ea4f 0131 	mov.w	r1, r1, rrx
  406196:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40619a:	bf1f      	itttt	ne
  40619c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4061a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4061a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4061a8:	4770      	bxne	lr
  4061aa:	f092 0f00 	teq	r2, #0
  4061ae:	bf14      	ite	ne
  4061b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4061b4:	4770      	bxeq	lr
  4061b6:	b530      	push	{r4, r5, lr}
  4061b8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4061bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4061c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4061c4:	e720      	b.n	406008 <__adddf3+0x138>
  4061c6:	bf00      	nop

004061c8 <__aeabi_ul2d>:
  4061c8:	ea50 0201 	orrs.w	r2, r0, r1
  4061cc:	bf08      	it	eq
  4061ce:	4770      	bxeq	lr
  4061d0:	b530      	push	{r4, r5, lr}
  4061d2:	f04f 0500 	mov.w	r5, #0
  4061d6:	e00a      	b.n	4061ee <__aeabi_l2d+0x16>

004061d8 <__aeabi_l2d>:
  4061d8:	ea50 0201 	orrs.w	r2, r0, r1
  4061dc:	bf08      	it	eq
  4061de:	4770      	bxeq	lr
  4061e0:	b530      	push	{r4, r5, lr}
  4061e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4061e6:	d502      	bpl.n	4061ee <__aeabi_l2d+0x16>
  4061e8:	4240      	negs	r0, r0
  4061ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4061ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4061f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4061f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4061fa:	f43f aedc 	beq.w	405fb6 <__adddf3+0xe6>
  4061fe:	f04f 0203 	mov.w	r2, #3
  406202:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406206:	bf18      	it	ne
  406208:	3203      	addne	r2, #3
  40620a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40620e:	bf18      	it	ne
  406210:	3203      	addne	r2, #3
  406212:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406216:	f1c2 0320 	rsb	r3, r2, #32
  40621a:	fa00 fc03 	lsl.w	ip, r0, r3
  40621e:	fa20 f002 	lsr.w	r0, r0, r2
  406222:	fa01 fe03 	lsl.w	lr, r1, r3
  406226:	ea40 000e 	orr.w	r0, r0, lr
  40622a:	fa21 f102 	lsr.w	r1, r1, r2
  40622e:	4414      	add	r4, r2
  406230:	e6c1      	b.n	405fb6 <__adddf3+0xe6>
  406232:	bf00      	nop

00406234 <__aeabi_dmul>:
  406234:	b570      	push	{r4, r5, r6, lr}
  406236:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40623a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40623e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406242:	bf1d      	ittte	ne
  406244:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406248:	ea94 0f0c 	teqne	r4, ip
  40624c:	ea95 0f0c 	teqne	r5, ip
  406250:	f000 f8de 	bleq	406410 <__aeabi_dmul+0x1dc>
  406254:	442c      	add	r4, r5
  406256:	ea81 0603 	eor.w	r6, r1, r3
  40625a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40625e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406262:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406266:	bf18      	it	ne
  406268:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40626c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406270:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406274:	d038      	beq.n	4062e8 <__aeabi_dmul+0xb4>
  406276:	fba0 ce02 	umull	ip, lr, r0, r2
  40627a:	f04f 0500 	mov.w	r5, #0
  40627e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406282:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406286:	fbe0 e503 	umlal	lr, r5, r0, r3
  40628a:	f04f 0600 	mov.w	r6, #0
  40628e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406292:	f09c 0f00 	teq	ip, #0
  406296:	bf18      	it	ne
  406298:	f04e 0e01 	orrne.w	lr, lr, #1
  40629c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4062a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4062a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4062a8:	d204      	bcs.n	4062b4 <__aeabi_dmul+0x80>
  4062aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4062ae:	416d      	adcs	r5, r5
  4062b0:	eb46 0606 	adc.w	r6, r6, r6
  4062b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4062b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4062bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4062c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4062c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4062c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4062cc:	bf88      	it	hi
  4062ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4062d2:	d81e      	bhi.n	406312 <__aeabi_dmul+0xde>
  4062d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4062d8:	bf08      	it	eq
  4062da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4062de:	f150 0000 	adcs.w	r0, r0, #0
  4062e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4062e6:	bd70      	pop	{r4, r5, r6, pc}
  4062e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4062ec:	ea46 0101 	orr.w	r1, r6, r1
  4062f0:	ea40 0002 	orr.w	r0, r0, r2
  4062f4:	ea81 0103 	eor.w	r1, r1, r3
  4062f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4062fc:	bfc2      	ittt	gt
  4062fe:	ebd4 050c 	rsbsgt	r5, r4, ip
  406302:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406306:	bd70      	popgt	{r4, r5, r6, pc}
  406308:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40630c:	f04f 0e00 	mov.w	lr, #0
  406310:	3c01      	subs	r4, #1
  406312:	f300 80ab 	bgt.w	40646c <__aeabi_dmul+0x238>
  406316:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40631a:	bfde      	ittt	le
  40631c:	2000      	movle	r0, #0
  40631e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406322:	bd70      	pople	{r4, r5, r6, pc}
  406324:	f1c4 0400 	rsb	r4, r4, #0
  406328:	3c20      	subs	r4, #32
  40632a:	da35      	bge.n	406398 <__aeabi_dmul+0x164>
  40632c:	340c      	adds	r4, #12
  40632e:	dc1b      	bgt.n	406368 <__aeabi_dmul+0x134>
  406330:	f104 0414 	add.w	r4, r4, #20
  406334:	f1c4 0520 	rsb	r5, r4, #32
  406338:	fa00 f305 	lsl.w	r3, r0, r5
  40633c:	fa20 f004 	lsr.w	r0, r0, r4
  406340:	fa01 f205 	lsl.w	r2, r1, r5
  406344:	ea40 0002 	orr.w	r0, r0, r2
  406348:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40634c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406350:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406354:	fa21 f604 	lsr.w	r6, r1, r4
  406358:	eb42 0106 	adc.w	r1, r2, r6
  40635c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406360:	bf08      	it	eq
  406362:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406366:	bd70      	pop	{r4, r5, r6, pc}
  406368:	f1c4 040c 	rsb	r4, r4, #12
  40636c:	f1c4 0520 	rsb	r5, r4, #32
  406370:	fa00 f304 	lsl.w	r3, r0, r4
  406374:	fa20 f005 	lsr.w	r0, r0, r5
  406378:	fa01 f204 	lsl.w	r2, r1, r4
  40637c:	ea40 0002 	orr.w	r0, r0, r2
  406380:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406384:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406388:	f141 0100 	adc.w	r1, r1, #0
  40638c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406390:	bf08      	it	eq
  406392:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406396:	bd70      	pop	{r4, r5, r6, pc}
  406398:	f1c4 0520 	rsb	r5, r4, #32
  40639c:	fa00 f205 	lsl.w	r2, r0, r5
  4063a0:	ea4e 0e02 	orr.w	lr, lr, r2
  4063a4:	fa20 f304 	lsr.w	r3, r0, r4
  4063a8:	fa01 f205 	lsl.w	r2, r1, r5
  4063ac:	ea43 0302 	orr.w	r3, r3, r2
  4063b0:	fa21 f004 	lsr.w	r0, r1, r4
  4063b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063b8:	fa21 f204 	lsr.w	r2, r1, r4
  4063bc:	ea20 0002 	bic.w	r0, r0, r2
  4063c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4063c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4063c8:	bf08      	it	eq
  4063ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4063ce:	bd70      	pop	{r4, r5, r6, pc}
  4063d0:	f094 0f00 	teq	r4, #0
  4063d4:	d10f      	bne.n	4063f6 <__aeabi_dmul+0x1c2>
  4063d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4063da:	0040      	lsls	r0, r0, #1
  4063dc:	eb41 0101 	adc.w	r1, r1, r1
  4063e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063e4:	bf08      	it	eq
  4063e6:	3c01      	subeq	r4, #1
  4063e8:	d0f7      	beq.n	4063da <__aeabi_dmul+0x1a6>
  4063ea:	ea41 0106 	orr.w	r1, r1, r6
  4063ee:	f095 0f00 	teq	r5, #0
  4063f2:	bf18      	it	ne
  4063f4:	4770      	bxne	lr
  4063f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4063fa:	0052      	lsls	r2, r2, #1
  4063fc:	eb43 0303 	adc.w	r3, r3, r3
  406400:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406404:	bf08      	it	eq
  406406:	3d01      	subeq	r5, #1
  406408:	d0f7      	beq.n	4063fa <__aeabi_dmul+0x1c6>
  40640a:	ea43 0306 	orr.w	r3, r3, r6
  40640e:	4770      	bx	lr
  406410:	ea94 0f0c 	teq	r4, ip
  406414:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406418:	bf18      	it	ne
  40641a:	ea95 0f0c 	teqne	r5, ip
  40641e:	d00c      	beq.n	40643a <__aeabi_dmul+0x206>
  406420:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406424:	bf18      	it	ne
  406426:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40642a:	d1d1      	bne.n	4063d0 <__aeabi_dmul+0x19c>
  40642c:	ea81 0103 	eor.w	r1, r1, r3
  406430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406434:	f04f 0000 	mov.w	r0, #0
  406438:	bd70      	pop	{r4, r5, r6, pc}
  40643a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40643e:	bf06      	itte	eq
  406440:	4610      	moveq	r0, r2
  406442:	4619      	moveq	r1, r3
  406444:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406448:	d019      	beq.n	40647e <__aeabi_dmul+0x24a>
  40644a:	ea94 0f0c 	teq	r4, ip
  40644e:	d102      	bne.n	406456 <__aeabi_dmul+0x222>
  406450:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406454:	d113      	bne.n	40647e <__aeabi_dmul+0x24a>
  406456:	ea95 0f0c 	teq	r5, ip
  40645a:	d105      	bne.n	406468 <__aeabi_dmul+0x234>
  40645c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406460:	bf1c      	itt	ne
  406462:	4610      	movne	r0, r2
  406464:	4619      	movne	r1, r3
  406466:	d10a      	bne.n	40647e <__aeabi_dmul+0x24a>
  406468:	ea81 0103 	eor.w	r1, r1, r3
  40646c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406470:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406478:	f04f 0000 	mov.w	r0, #0
  40647c:	bd70      	pop	{r4, r5, r6, pc}
  40647e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406482:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406486:	bd70      	pop	{r4, r5, r6, pc}

00406488 <__aeabi_ddiv>:
  406488:	b570      	push	{r4, r5, r6, lr}
  40648a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40648e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406492:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406496:	bf1d      	ittte	ne
  406498:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40649c:	ea94 0f0c 	teqne	r4, ip
  4064a0:	ea95 0f0c 	teqne	r5, ip
  4064a4:	f000 f8a7 	bleq	4065f6 <__aeabi_ddiv+0x16e>
  4064a8:	eba4 0405 	sub.w	r4, r4, r5
  4064ac:	ea81 0e03 	eor.w	lr, r1, r3
  4064b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4064b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4064b8:	f000 8088 	beq.w	4065cc <__aeabi_ddiv+0x144>
  4064bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4064c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4064c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4064c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4064cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4064d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4064d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4064d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4064dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4064e0:	429d      	cmp	r5, r3
  4064e2:	bf08      	it	eq
  4064e4:	4296      	cmpeq	r6, r2
  4064e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4064ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4064ee:	d202      	bcs.n	4064f6 <__aeabi_ddiv+0x6e>
  4064f0:	085b      	lsrs	r3, r3, #1
  4064f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4064f6:	1ab6      	subs	r6, r6, r2
  4064f8:	eb65 0503 	sbc.w	r5, r5, r3
  4064fc:	085b      	lsrs	r3, r3, #1
  4064fe:	ea4f 0232 	mov.w	r2, r2, rrx
  406502:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406506:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40650a:	ebb6 0e02 	subs.w	lr, r6, r2
  40650e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406512:	bf22      	ittt	cs
  406514:	1ab6      	subcs	r6, r6, r2
  406516:	4675      	movcs	r5, lr
  406518:	ea40 000c 	orrcs.w	r0, r0, ip
  40651c:	085b      	lsrs	r3, r3, #1
  40651e:	ea4f 0232 	mov.w	r2, r2, rrx
  406522:	ebb6 0e02 	subs.w	lr, r6, r2
  406526:	eb75 0e03 	sbcs.w	lr, r5, r3
  40652a:	bf22      	ittt	cs
  40652c:	1ab6      	subcs	r6, r6, r2
  40652e:	4675      	movcs	r5, lr
  406530:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406534:	085b      	lsrs	r3, r3, #1
  406536:	ea4f 0232 	mov.w	r2, r2, rrx
  40653a:	ebb6 0e02 	subs.w	lr, r6, r2
  40653e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406542:	bf22      	ittt	cs
  406544:	1ab6      	subcs	r6, r6, r2
  406546:	4675      	movcs	r5, lr
  406548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40654c:	085b      	lsrs	r3, r3, #1
  40654e:	ea4f 0232 	mov.w	r2, r2, rrx
  406552:	ebb6 0e02 	subs.w	lr, r6, r2
  406556:	eb75 0e03 	sbcs.w	lr, r5, r3
  40655a:	bf22      	ittt	cs
  40655c:	1ab6      	subcs	r6, r6, r2
  40655e:	4675      	movcs	r5, lr
  406560:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406564:	ea55 0e06 	orrs.w	lr, r5, r6
  406568:	d018      	beq.n	40659c <__aeabi_ddiv+0x114>
  40656a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40656e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406572:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406576:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40657a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40657e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406582:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406586:	d1c0      	bne.n	40650a <__aeabi_ddiv+0x82>
  406588:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40658c:	d10b      	bne.n	4065a6 <__aeabi_ddiv+0x11e>
  40658e:	ea41 0100 	orr.w	r1, r1, r0
  406592:	f04f 0000 	mov.w	r0, #0
  406596:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40659a:	e7b6      	b.n	40650a <__aeabi_ddiv+0x82>
  40659c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4065a0:	bf04      	itt	eq
  4065a2:	4301      	orreq	r1, r0
  4065a4:	2000      	moveq	r0, #0
  4065a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4065aa:	bf88      	it	hi
  4065ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4065b0:	f63f aeaf 	bhi.w	406312 <__aeabi_dmul+0xde>
  4065b4:	ebb5 0c03 	subs.w	ip, r5, r3
  4065b8:	bf04      	itt	eq
  4065ba:	ebb6 0c02 	subseq.w	ip, r6, r2
  4065be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4065c2:	f150 0000 	adcs.w	r0, r0, #0
  4065c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4065ca:	bd70      	pop	{r4, r5, r6, pc}
  4065cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4065d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4065d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4065d8:	bfc2      	ittt	gt
  4065da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4065de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4065e2:	bd70      	popgt	{r4, r5, r6, pc}
  4065e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4065e8:	f04f 0e00 	mov.w	lr, #0
  4065ec:	3c01      	subs	r4, #1
  4065ee:	e690      	b.n	406312 <__aeabi_dmul+0xde>
  4065f0:	ea45 0e06 	orr.w	lr, r5, r6
  4065f4:	e68d      	b.n	406312 <__aeabi_dmul+0xde>
  4065f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4065fa:	ea94 0f0c 	teq	r4, ip
  4065fe:	bf08      	it	eq
  406600:	ea95 0f0c 	teqeq	r5, ip
  406604:	f43f af3b 	beq.w	40647e <__aeabi_dmul+0x24a>
  406608:	ea94 0f0c 	teq	r4, ip
  40660c:	d10a      	bne.n	406624 <__aeabi_ddiv+0x19c>
  40660e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406612:	f47f af34 	bne.w	40647e <__aeabi_dmul+0x24a>
  406616:	ea95 0f0c 	teq	r5, ip
  40661a:	f47f af25 	bne.w	406468 <__aeabi_dmul+0x234>
  40661e:	4610      	mov	r0, r2
  406620:	4619      	mov	r1, r3
  406622:	e72c      	b.n	40647e <__aeabi_dmul+0x24a>
  406624:	ea95 0f0c 	teq	r5, ip
  406628:	d106      	bne.n	406638 <__aeabi_ddiv+0x1b0>
  40662a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40662e:	f43f aefd 	beq.w	40642c <__aeabi_dmul+0x1f8>
  406632:	4610      	mov	r0, r2
  406634:	4619      	mov	r1, r3
  406636:	e722      	b.n	40647e <__aeabi_dmul+0x24a>
  406638:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40663c:	bf18      	it	ne
  40663e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406642:	f47f aec5 	bne.w	4063d0 <__aeabi_dmul+0x19c>
  406646:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40664a:	f47f af0d 	bne.w	406468 <__aeabi_dmul+0x234>
  40664e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406652:	f47f aeeb 	bne.w	40642c <__aeabi_dmul+0x1f8>
  406656:	e712      	b.n	40647e <__aeabi_dmul+0x24a>

00406658 <__gedf2>:
  406658:	f04f 3cff 	mov.w	ip, #4294967295
  40665c:	e006      	b.n	40666c <__cmpdf2+0x4>
  40665e:	bf00      	nop

00406660 <__ledf2>:
  406660:	f04f 0c01 	mov.w	ip, #1
  406664:	e002      	b.n	40666c <__cmpdf2+0x4>
  406666:	bf00      	nop

00406668 <__cmpdf2>:
  406668:	f04f 0c01 	mov.w	ip, #1
  40666c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406670:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406674:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406678:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40667c:	bf18      	it	ne
  40667e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406682:	d01b      	beq.n	4066bc <__cmpdf2+0x54>
  406684:	b001      	add	sp, #4
  406686:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40668a:	bf0c      	ite	eq
  40668c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406690:	ea91 0f03 	teqne	r1, r3
  406694:	bf02      	ittt	eq
  406696:	ea90 0f02 	teqeq	r0, r2
  40669a:	2000      	moveq	r0, #0
  40669c:	4770      	bxeq	lr
  40669e:	f110 0f00 	cmn.w	r0, #0
  4066a2:	ea91 0f03 	teq	r1, r3
  4066a6:	bf58      	it	pl
  4066a8:	4299      	cmppl	r1, r3
  4066aa:	bf08      	it	eq
  4066ac:	4290      	cmpeq	r0, r2
  4066ae:	bf2c      	ite	cs
  4066b0:	17d8      	asrcs	r0, r3, #31
  4066b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4066b6:	f040 0001 	orr.w	r0, r0, #1
  4066ba:	4770      	bx	lr
  4066bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4066c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4066c4:	d102      	bne.n	4066cc <__cmpdf2+0x64>
  4066c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4066ca:	d107      	bne.n	4066dc <__cmpdf2+0x74>
  4066cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4066d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4066d4:	d1d6      	bne.n	406684 <__cmpdf2+0x1c>
  4066d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4066da:	d0d3      	beq.n	406684 <__cmpdf2+0x1c>
  4066dc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4066e0:	4770      	bx	lr
  4066e2:	bf00      	nop

004066e4 <__aeabi_cdrcmple>:
  4066e4:	4684      	mov	ip, r0
  4066e6:	4610      	mov	r0, r2
  4066e8:	4662      	mov	r2, ip
  4066ea:	468c      	mov	ip, r1
  4066ec:	4619      	mov	r1, r3
  4066ee:	4663      	mov	r3, ip
  4066f0:	e000      	b.n	4066f4 <__aeabi_cdcmpeq>
  4066f2:	bf00      	nop

004066f4 <__aeabi_cdcmpeq>:
  4066f4:	b501      	push	{r0, lr}
  4066f6:	f7ff ffb7 	bl	406668 <__cmpdf2>
  4066fa:	2800      	cmp	r0, #0
  4066fc:	bf48      	it	mi
  4066fe:	f110 0f00 	cmnmi.w	r0, #0
  406702:	bd01      	pop	{r0, pc}

00406704 <__aeabi_dcmpeq>:
  406704:	f84d ed08 	str.w	lr, [sp, #-8]!
  406708:	f7ff fff4 	bl	4066f4 <__aeabi_cdcmpeq>
  40670c:	bf0c      	ite	eq
  40670e:	2001      	moveq	r0, #1
  406710:	2000      	movne	r0, #0
  406712:	f85d fb08 	ldr.w	pc, [sp], #8
  406716:	bf00      	nop

00406718 <__aeabi_dcmplt>:
  406718:	f84d ed08 	str.w	lr, [sp, #-8]!
  40671c:	f7ff ffea 	bl	4066f4 <__aeabi_cdcmpeq>
  406720:	bf34      	ite	cc
  406722:	2001      	movcc	r0, #1
  406724:	2000      	movcs	r0, #0
  406726:	f85d fb08 	ldr.w	pc, [sp], #8
  40672a:	bf00      	nop

0040672c <__aeabi_dcmple>:
  40672c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406730:	f7ff ffe0 	bl	4066f4 <__aeabi_cdcmpeq>
  406734:	bf94      	ite	ls
  406736:	2001      	movls	r0, #1
  406738:	2000      	movhi	r0, #0
  40673a:	f85d fb08 	ldr.w	pc, [sp], #8
  40673e:	bf00      	nop

00406740 <__aeabi_dcmpge>:
  406740:	f84d ed08 	str.w	lr, [sp, #-8]!
  406744:	f7ff ffce 	bl	4066e4 <__aeabi_cdrcmple>
  406748:	bf94      	ite	ls
  40674a:	2001      	movls	r0, #1
  40674c:	2000      	movhi	r0, #0
  40674e:	f85d fb08 	ldr.w	pc, [sp], #8
  406752:	bf00      	nop

00406754 <__aeabi_dcmpgt>:
  406754:	f84d ed08 	str.w	lr, [sp, #-8]!
  406758:	f7ff ffc4 	bl	4066e4 <__aeabi_cdrcmple>
  40675c:	bf34      	ite	cc
  40675e:	2001      	movcc	r0, #1
  406760:	2000      	movcs	r0, #0
  406762:	f85d fb08 	ldr.w	pc, [sp], #8
  406766:	bf00      	nop

00406768 <__aeabi_dcmpun>:
  406768:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40676c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406770:	d102      	bne.n	406778 <__aeabi_dcmpun+0x10>
  406772:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406776:	d10a      	bne.n	40678e <__aeabi_dcmpun+0x26>
  406778:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40677c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406780:	d102      	bne.n	406788 <__aeabi_dcmpun+0x20>
  406782:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406786:	d102      	bne.n	40678e <__aeabi_dcmpun+0x26>
  406788:	f04f 0000 	mov.w	r0, #0
  40678c:	4770      	bx	lr
  40678e:	f04f 0001 	mov.w	r0, #1
  406792:	4770      	bx	lr

00406794 <__aeabi_d2iz>:
  406794:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40679c:	d215      	bcs.n	4067ca <__aeabi_d2iz+0x36>
  40679e:	d511      	bpl.n	4067c4 <__aeabi_d2iz+0x30>
  4067a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4067a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4067a8:	d912      	bls.n	4067d0 <__aeabi_d2iz+0x3c>
  4067aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4067ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4067b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4067b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4067ba:	fa23 f002 	lsr.w	r0, r3, r2
  4067be:	bf18      	it	ne
  4067c0:	4240      	negne	r0, r0
  4067c2:	4770      	bx	lr
  4067c4:	f04f 0000 	mov.w	r0, #0
  4067c8:	4770      	bx	lr
  4067ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4067ce:	d105      	bne.n	4067dc <__aeabi_d2iz+0x48>
  4067d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4067d4:	bf08      	it	eq
  4067d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4067da:	4770      	bx	lr
  4067dc:	f04f 0000 	mov.w	r0, #0
  4067e0:	4770      	bx	lr
  4067e2:	bf00      	nop

004067e4 <__aeabi_d2uiz>:
  4067e4:	004a      	lsls	r2, r1, #1
  4067e6:	d211      	bcs.n	40680c <__aeabi_d2uiz+0x28>
  4067e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4067ec:	d211      	bcs.n	406812 <__aeabi_d2uiz+0x2e>
  4067ee:	d50d      	bpl.n	40680c <__aeabi_d2uiz+0x28>
  4067f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4067f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4067f8:	d40e      	bmi.n	406818 <__aeabi_d2uiz+0x34>
  4067fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4067fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406806:	fa23 f002 	lsr.w	r0, r3, r2
  40680a:	4770      	bx	lr
  40680c:	f04f 0000 	mov.w	r0, #0
  406810:	4770      	bx	lr
  406812:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406816:	d102      	bne.n	40681e <__aeabi_d2uiz+0x3a>
  406818:	f04f 30ff 	mov.w	r0, #4294967295
  40681c:	4770      	bx	lr
  40681e:	f04f 0000 	mov.w	r0, #0
  406822:	4770      	bx	lr

00406824 <__aeabi_d2f>:
  406824:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406828:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40682c:	bf24      	itt	cs
  40682e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  406832:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  406836:	d90d      	bls.n	406854 <__aeabi_d2f+0x30>
  406838:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40683c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  406840:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  406844:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  406848:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40684c:	bf08      	it	eq
  40684e:	f020 0001 	biceq.w	r0, r0, #1
  406852:	4770      	bx	lr
  406854:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  406858:	d121      	bne.n	40689e <__aeabi_d2f+0x7a>
  40685a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40685e:	bfbc      	itt	lt
  406860:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  406864:	4770      	bxlt	lr
  406866:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40686a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40686e:	f1c2 0218 	rsb	r2, r2, #24
  406872:	f1c2 0c20 	rsb	ip, r2, #32
  406876:	fa10 f30c 	lsls.w	r3, r0, ip
  40687a:	fa20 f002 	lsr.w	r0, r0, r2
  40687e:	bf18      	it	ne
  406880:	f040 0001 	orrne.w	r0, r0, #1
  406884:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406888:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40688c:	fa03 fc0c 	lsl.w	ip, r3, ip
  406890:	ea40 000c 	orr.w	r0, r0, ip
  406894:	fa23 f302 	lsr.w	r3, r3, r2
  406898:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40689c:	e7cc      	b.n	406838 <__aeabi_d2f+0x14>
  40689e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4068a2:	d107      	bne.n	4068b4 <__aeabi_d2f+0x90>
  4068a4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4068a8:	bf1e      	ittt	ne
  4068aa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4068ae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4068b2:	4770      	bxne	lr
  4068b4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4068b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4068bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4068c0:	4770      	bx	lr
  4068c2:	bf00      	nop
  4068c4:	322e3225 	.word	0x322e3225
  4068c8:	00000a66 	.word	0x00000a66
  4068cc:	3a204352 	.word	0x3a204352
  4068d0:	0a642520 	.word	0x0a642520
  4068d4:	00000000 	.word	0x00000000
  4068d8:	3a204152 	.word	0x3a204152
  4068dc:	0a642520 	.word	0x0a642520
  4068e0:	00000000 	.word	0x00000000
  4068e4:	2d2d2d2d 	.word	0x2d2d2d2d
  4068e8:	4e49202d 	.word	0x4e49202d
  4068ec:	2d205449 	.word	0x2d205449
  4068f0:	2d2d2d2d 	.word	0x2d2d2d2d
  4068f4:	0000000a 	.word	0x0000000a
  4068f8:	20766964 	.word	0x20766964
  4068fc:	6425203a 	.word	0x6425203a
  406900:	0000000a 	.word	0x0000000a
  406904:	206b6c63 	.word	0x206b6c63
  406908:	6425203a 	.word	0x6425203a
  40690c:	0000000a 	.word	0x0000000a
  406910:	635f6374 	.word	0x635f6374
  406914:	3a206b6c 	.word	0x3a206b6c
  406918:	0a642520 	.word	0x0a642520
  40691c:	00000000 	.word	0x00000000
  406920:	6e756f66 	.word	0x6e756f66
  406924:	203a2064 	.word	0x203a2064
  406928:	000a6425 	.word	0x000a6425
  40692c:	2d2d2d2d 	.word	0x2d2d2d2d
  406930:	2d2d2d2d 	.word	0x2d2d2d2d
  406934:	2d2d2d2d 	.word	0x2d2d2d2d
  406938:	2d2d2d2d 	.word	0x2d2d2d2d
  40693c:	0000000a 	.word	0x0000000a
  406940:	25206325 	.word	0x25206325
  406944:	00000064 	.word	0x00000064
  406948:	6d6d6f63 	.word	0x6d6d6f63
  40694c:	20646e61 	.word	0x20646e61
  406950:	65726e75 	.word	0x65726e75
  406954:	6e676f63 	.word	0x6e676f63
  406958:	64657369 	.word	0x64657369
  40695c:	0000000a 	.word	0x0000000a

00406960 <adc_interrupt_mask>:
  406960:	00000001 00000002 00000004 00000008     ................
  406970:	00000010 00000020 00000040 00000080     .... ...@.......
  406980:	00800000 01000000 02000000 04000000     ................
  406990:	08000000 10000000 00000000 00000000     ................
	...

004069c0 <npio2_hw>:
  4069c0:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  4069d0:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  4069e0:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  4069f0:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  406a00:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  406a10:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  406a20:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  406a30:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00406a40 <two_over_pi>:
  406a40:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  406a50:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  406a60:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  406a70:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  406a80:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  406a90:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  406aa0:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  406ab0:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  406ac0:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  406ad0:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  406ae0:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  406af0:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  406b00:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  406b10:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  406b20:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  406b30:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  406b40:	0060e27b 00c08c6b                       {.`.k...

00406b48 <PIo2>:
  406b48:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  406b58:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  406b68:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  406b78:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00406b88 <init_jk>:
  406b88:	00000002 00000003 00000004 00000006     ................

00406b98 <__sf_fake_stderr>:
	...

00406bb8 <__sf_fake_stdin>:
	...

00406bd8 <__sf_fake_stdout>:
	...

00406bf8 <_global_impure_ptr>:
  406bf8:	200000a0 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  406c08:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  406c18:	46454443 32313000 36353433 61393837     CDEF.0123456789a
  406c28:	65646362 6e490066 696e6966 4e007974     bcdef.Infinity.N
  406c38:	00004e61 00000000                       aN......

00406c40 <__mprec_bigtens>:
  406c40:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406c50:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406c60:	7f73bf3c 75154fdd                       <.s..O.u

00406c68 <__mprec_tens>:
  406c68:	00000000 3ff00000 00000000 40240000     .......?......$@
  406c78:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406c88:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406c98:	00000000 412e8480 00000000 416312d0     .......A......cA
  406ca8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406cb8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406cc8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406cd8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406ce8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406cf8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406d08:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406d18:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406d28:	79d99db4 44ea7843                       ...yCx.D

00406d30 <p05.6047>:
  406d30:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  406d40:	6c680020 6665004c 47464567 00000000      .hlL.efgEFG....
  406d50:	00406d6e 00406d71 00406d74 61462d41     nm@.qm@.tm@.A-Fa
  406d60:	3938662d 33323130 37363534 2d2b005d     -f8901234567].+-
  406d70:	00303000 43005878 534f5000 2e005849     .00.xX.C.POSIX..
	...

00406d81 <_ctype_>:
  406d81:	20202000 20202020 28282020 20282828     .         ((((( 
  406d91:	20202020 20202020 20202020 20202020                     
  406da1:	10108820 10101010 10101010 10101010      ...............
  406db1:	04040410 04040404 10040404 10101010     ................
  406dc1:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406dd1:	01010101 01010101 01010101 10101010     ................
  406de1:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406df1:	02020202 02020202 02020202 10101010     ................
  406e01:	00000020 00000000 00000000 00000000      ...............
	...

00406e84 <_init>:
  406e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406e86:	bf00      	nop
  406e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406e8a:	bc08      	pop	{r3}
  406e8c:	469e      	mov	lr, r3
  406e8e:	4770      	bx	lr

00406e90 <__init_array_start>:
  406e90:	0040016d 	.word	0x0040016d

00406e94 <_fini>:
  406e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406e96:	bf00      	nop
  406e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406e9a:	bc08      	pop	{r3}
  406e9c:	469e      	mov	lr, r3
  406e9e:	4770      	bx	lr

00406ea0 <__fini_array_start>:
  406ea0:	00400149 	.word	0x00400149

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b430      	push	{r4, r5}
20000002:	b082      	sub	sp, #8
20000004:	9d04      	ldr	r5, [sp, #16]
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000006:	b35b      	cbz	r3, 20000060 <efc_perform_read_sequence+0x60>
20000008:	461c      	mov	r4, r3
		return EFC_RC_INVALID;
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000000a:	6803      	ldr	r3, [r0, #0]
2000000c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
20000010:	6003      	str	r3, [r0, #0]

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000012:	b2c9      	uxtb	r1, r1
20000014:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
20000018:	6041      	str	r1, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000001a:	6883      	ldr	r3, [r0, #8]
2000001c:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000001e:	9b01      	ldr	r3, [sp, #4]
20000020:	f013 0f01 	tst.w	r3, #1
20000024:	d1f9      	bne.n	2000001a <efc_perform_read_sequence+0x1a>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000026:	b14d      	cbz	r5, 2000003c <efc_perform_read_sequence+0x3c>
20000028:	4621      	mov	r1, r4
2000002a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
2000002e:	4c0d      	ldr	r4, [pc, #52]	; (20000064 <efc_perform_read_sequence+0x64>)
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000030:	f854 5f04 	ldr.w	r5, [r4, #4]!
20000034:	f841 5b04 	str.w	r5, [r1], #4
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000038:	4299      	cmp	r1, r3
2000003a:	d1f9      	bne.n	20000030 <efc_perform_read_sequence+0x30>
	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000003c:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
2000003e:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000042:	6042      	str	r2, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000044:	6883      	ldr	r3, [r0, #8]
20000046:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000048:	9b01      	ldr	r3, [sp, #4]
2000004a:	f013 0f01 	tst.w	r3, #1
2000004e:	d0f9      	beq.n	20000044 <efc_perform_read_sequence+0x44>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000050:	6803      	ldr	r3, [r0, #0]
20000052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000056:	6003      	str	r3, [r0, #0]

	return EFC_RC_OK;
20000058:	2000      	movs	r0, #0
}
2000005a:	b002      	add	sp, #8
2000005c:	bc30      	pop	{r4, r5}
2000005e:	4770      	bx	lr
		return EFC_RC_INVALID;
20000060:	2002      	movs	r0, #2
20000062:	e7fa      	b.n	2000005a <efc_perform_read_sequence+0x5a>
20000064:	003ffffc 	.word	0x003ffffc

20000068 <efc_write_fmr>:
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
20000068:	6001      	str	r1, [r0, #0]
2000006a:	4770      	bx	lr

2000006c <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
2000006c:	b082      	sub	sp, #8
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
2000006e:	6041      	str	r1, [r0, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
20000070:	6883      	ldr	r3, [r0, #8]
20000072:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000074:	9b01      	ldr	r3, [sp, #4]
20000076:	f013 0f01 	tst.w	r3, #1
2000007a:	d0f9      	beq.n	20000070 <efc_perform_fcr+0x4>

	return (ul_status & EEFC_ERROR_FLAGS);
2000007c:	9801      	ldr	r0, [sp, #4]
}
2000007e:	f000 000e 	and.w	r0, r0, #14
20000082:	b002      	add	sp, #8
20000084:	4770      	bx	lr
20000086:	bf00      	nop

20000088 <freq_pwm_analog>:
20000088:	0d40 0003                                   @...

2000008c <sin_freq>:
2000008c:	01f4 0000                                   ....

20000090 <xNextTaskUnblockTime>:
20000090:	ffff ffff                                   ....

20000094 <g_interrupt_enabled>:
20000094:	0001 0000                                   ....

20000098 <SystemCoreClock>:
20000098:	1200 007a                                   ..z.

2000009c <_impure_ptr>:
2000009c:	00a0 2000                                   ... 

200000a0 <impure_data>:
200000a0:	0000 0000 6bb8 0040 6bd8 0040 6b98 0040     .....k@..k@..k@.
	...

20000100 <__global_locale>:
20000100:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000120:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000140:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000160:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000180:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200001a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200001c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200001e0:	5e99 0040 5e29 0040 0000 0000 6d81 0040     .^@.)^@......m@.
200001f0:	6d7f 0040 6d41 0040 6d41 0040 6d41 0040     .m@.Am@.Am@.Am@.
20000200:	6d41 0040 6d41 0040 6d41 0040 6d41 0040     Am@.Am@.Am@.Am@.
20000210:	6d41 0040 6d41 0040 ffff ffff ffff ffff     Am@.Am@.........
20000220:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000248:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
