`timescale 1ns/1ps
module crns_top_mrc #(
    parameter WIDTH_IN  = 16,

    // Moduli and residue widths
    parameter M0 = 3,
    parameter M1 = 5,
    parameter M2 = 7,
    parameter M3 = 11,

    parameter W0 = 2,
    parameter W1 = 3,
    parameter W2 = 3,
    parameter W3 = 4,

    // CRNS controls
    parameter CRNS_EN         = 1,
    parameter CENTERED_OUT_EN = 1   // retained for compatibility; MRC output is already centered
)(
    input  wire                        clk,
    input  wire                        rst_n,
    input  wire                        Start,

    input  wire [1:0]                  Op_Sel,       // 00=ADD, 01=SUB, 10=MUL
    input  wire signed [WIDTH_IN-1:0]  A_in,
    input  wire signed [WIDTH_IN-1:0]  B_in,

    output wire                        Done,
    output wire signed [WIDTH_IN-1:0]  X_out
);

    // Control Wires
    wire Load_IN;
    wire Encode_EN;
    wire ALU_EN;
    wire CRT_Start;      // unused, kept for CU port compatibility
    wire MRC_Start;
    wire Out_EN;

    wire Encode_Done_all;
    wire ALU_Done_all;
    wire CRT_Done;
    wire MRC_Done;
    assign CRT_Done = 1'b0;

    // Debug: CU state
    wire [2:0] CU_state_dbg;

    // Input Registers
    reg signed [WIDTH_IN-1:0] A_reg, B_reg;
    reg [1:0]                 OpSel_reg;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            A_reg     <= {WIDTH_IN{1'b0}};
            B_reg     <= {WIDTH_IN{1'b0}};
            OpSel_reg <= 2'b00;
        end else begin
            if (Load_IN) begin
                A_reg     <= A_in;
                B_reg     <= B_in;
                OpSel_reg <= Op_Sel;
            end
        end
    end

    // Control Unit (Recon_Mode fixed to 1 = MRC)
    crns_cu u_cu (
        .clk         (clk),
        .rst_n       (rst_n),
        .Start       (Start),
        .Recon_Mode  (1'b1),
        .Done        (Done),
        .CU_state_dbg(CU_state_dbg),

        .Encode_Done (Encode_Done_all),
        .ALU_Done    (ALU_Done_all),
        .CRT_Done    (CRT_Done),
        .MRC_Done    (MRC_Done),

        .Load_IN     (Load_IN),
        .Encode_EN   (Encode_EN),
        .ALU_EN      (ALU_EN),
        .CRT_Start   (CRT_Start),
        .MRC_Start   (MRC_Start),
        .Out_EN      (Out_EN)
    );

    // Encoders: A_reg and B_reg -> centered residues
    wire signed [W0-1:0] a_r0;
    wire signed [W1-1:0] a_r1;
    wire signed [W2-1:0] a_r2;
    wire signed [W3-1:0] a_r3;
    wire                 Encode_Done_A;

    wire signed [W0-1:0] b_r0;
    wire signed [W1-1:0] b_r1;
    wire signed [W2-1:0] b_r2;
    wire signed [W3-1:0] b_r3;
    wire                 Encode_Done_B;

    crns_encoder #(
        .WIDTH_IN (WIDTH_IN),
        .M0       (M0),
        .M1       (M1),
        .M2       (M2),
        .M3       (M3),
        .W0       (W0),
        .W1       (W1),
        .W2       (W2),
        .W3       (W3),
        .CRNS_EN  (CRNS_EN)
    ) u_enc_a (
        .clk        (clk),
        .rst_n      (rst_n),
        .Encode_EN  (Encode_EN),
        .x          (A_reg),
        .Encode_Done(Encode_Done_A),
        .r0         (a_r0),
        .r1         (a_r1),
        .r2         (a_r2),
        .r3         (a_r3)
    );

    crns_encoder #(
        .WIDTH_IN (WIDTH_IN),
        .M0       (M0),
        .M1       (M1),
        .M2       (M2),
        .M3       (M3),
        .W0       (W0),
        .W1       (W1),
        .W2       (W2),
        .W3       (W3),
        .CRNS_EN  (CRNS_EN)
    ) u_enc_b (
        .clk        (clk),
        .rst_n      (rst_n),
        .Encode_EN  (Encode_EN),
        .x          (B_reg),
        .Encode_Done(Encode_Done_B),
        .r0         (b_r0),
        .r1         (b_r1),
        .r2         (b_r2),
        .r3         (b_r3)
    );

    assign Encode_Done_all = Encode_Done_A & Encode_Done_B;

    // Modular ALU Slices (centered CRNS arithmetic)
    wire signed [W0-1:0] z_r0;
    wire signed [W1-1:0] z_r1;
    wire signed [W2-1:0] z_r2;
    wire signed [W3-1:0] z_r3;

    wire slice0_done;
    wire slice1_done;
    wire slice2_done;
    wire slice3_done;

    crns_slice #(
        .MODULUS (M0),
        .WIDTH   (W0),
        .CRNS_EN (CRNS_EN)
    ) u_slice0 (
        .clk      (clk),
        .rst_n    (rst_n),
        .ALU_EN   (ALU_EN),
        .op_sel   (OpSel_reg),
        .a        (a_r0),
        .b        (b_r0),
        .y        (z_r0),
        .ALU_Done (slice0_done)
    );

    crns_slice #(
        .MODULUS (M1),
        .WIDTH   (W1),
        .CRNS_EN (CRNS_EN)
    ) u_slice1 (
        .clk      (clk),
        .rst_n    (rst_n),
        .ALU_EN   (ALU_EN),
        .op_sel   (OpSel_reg),
        .a        (a_r1),
        .b        (b_r1),
        .y        (z_r1),
        .ALU_Done (slice1_done)
    );

    crns_slice #(
        .MODULUS (M2),
        .WIDTH   (W2),
        .CRNS_EN (CRNS_EN)
    ) u_slice2 (
        .clk      (clk),
        .rst_n    (rst_n),
        .ALU_EN   (ALU_EN),
        .op_sel   (OpSel_reg),
        .a        (a_r2),
        .b        (b_r2),
        .y        (z_r2),
        .ALU_Done (slice2_done)
    );

    crns_slice #(
        .MODULUS (M3),
        .WIDTH   (W3),
        .CRNS_EN (CRNS_EN)
    ) u_slice3 (
        .clk      (clk),
        .rst_n    (rst_n),
        .ALU_EN   (ALU_EN),
        .op_sel   (OpSel_reg),
        .a        (a_r3),
        .b        (b_r3),
        .y        (z_r3),
        .ALU_Done (slice3_done)
    );

    assign ALU_Done_all = slice0_done & slice1_done & slice2_done & slice3_done;

    // MRC Reconstruction ONLY (Option 2 centered-native path)
    wire signed [WIDTH_IN-1:0] X_mrc;

    crns_mrc_recon #(
        .W0        (W0),
        .W1        (W1),
        .W2        (W2),
        .W3        (W3),
        .OUT_WIDTH (WIDTH_IN)
    ) u_mrc (
        .clk       (clk),
        .rst_n     (rst_n),
        .MRC_Start (MRC_Start),
        .r0        (z_r0),
        .r1        (z_r1),
        .r2        (z_r2),
        .r3        (z_r3),
        .X_out     (X_mrc),
        .MRC_Done  (MRC_Done)
    );

    // Final output. MRC path is already centered-native.
    reg signed [WIDTH_IN-1:0] X_reg;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            X_reg <= {WIDTH_IN{1'b0}};
        end else begin
            if (Out_EN) begin
                X_reg <= X_mrc;
            end
        end
    end

    assign X_out = X_reg;

endmodule