// Seed: 3845011065
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output tri id_16,
    output wire id_17,
    output supply1 id_18,
    input supply0 id_19,
    input uwire id_20,
    output wor id_21,
    input tri0 id_22,
    output tri1 id_23,
    output wor id_24,
    input tri1 id_25,
    input supply0 id_26
);
  wire id_28;
  module_0(
      id_3, id_25
  );
endmodule
