
*** Running vivado
    with args -log verify_write_read_SIM_PS_AXI_S_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source verify_write_read_SIM_PS_AXI_S_v1_0_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source verify_write_read_SIM_PS_AXI_S_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_fpga/custom_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top verify_write_read_SIM_PS_AXI_S_v1_0_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28800
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v:600]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1967.711 ; gain = 259.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'verify_write_read_SIM_PS_AXI_S_v1_0_0_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/synth/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SIM_PS_AXI_S_v1_0' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'SIM_PS_AXI_S_v1_0_S00_AXI' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SIM_PS_AXI_S_v1_0_S00_AXI' (1#1) [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SIM_PS_AXI_S_v1_0' (2#1) [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v:4]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_buser' does not match port width (2) of module 'SIM_PS_AXI_S_v1_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/synth/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v:237]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_ruser' does not match port width (2) of module 'SIM_PS_AXI_S_v1_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/synth/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'verify_write_read_SIM_PS_AXI_S_v1_0_0_0' (3#1) [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/synth/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v:58]
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2098.453 ; gain = 389.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2098.453 ; gain = 389.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2098.453 ; gain = 389.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2098.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2175.738 ; gain = 17.898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.738 ; gain = 467.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.738 ; gain = 467.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.738 ; gain = 467.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "SIM_PS_AXI_S_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2175.738 ; gain = 467.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   30 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 22    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---RAMs : 
	            1012K Bit	(129600 X 8 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 4     
	   4 Input   30 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[3] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[2] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[-1] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module SIM_PS_AXI_S_v1_0_S00_AXI is either unconnected or has no load
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg "
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg "
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2175.738 ; gain = 467.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 1024, Available = 624. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 1024, Available = 624. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                           | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2699.836 ; gain = 991.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2705.770 ; gain = 997.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                           | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg  | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|\inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst  | BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg | 126 K x 8(READ_FIRST)  | W |   | 126 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
+--------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[8].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[9].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[10].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[11].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[12].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[13].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[14].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SIM_PS_AXI_S_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[15].byte_ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2779.203 ; gain = 1070.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    26|
|2     |LUT1     |     3|
|3     |LUT2     |   730|
|4     |LUT3     |    43|
|5     |LUT4     |    65|
|6     |LUT5     |    86|
|7     |LUT6     |   204|
|8     |RAMB36E2 |   512|
|11    |FDRE     |    98|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2792.941 ; gain = 1007.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2792.941 ; gain = 1084.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2804.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'verify_write_read_SIM_PS_AXI_S_v1_0_0_0' is not ideal for floorplanning, since the cellview 'SIM_PS_AXI_S_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 53501a66
INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 94 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2822.129 ; gain = 1368.566
INFO: [Common 17-1381] The checkpoint 'E:/project_fpga/ddr_write_read/ddr_write_read.runs/verify_write_read_SIM_PS_AXI_S_v1_0_0_0_synth_1/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/project_fpga/ddr_write_read/ddr_write_read.runs/verify_write_read_SIM_PS_AXI_S_v1_0_0_0_synth_1/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file verify_write_read_SIM_PS_AXI_S_v1_0_0_0_utilization_synth.rpt -pb verify_write_read_SIM_PS_AXI_S_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 12:51:19 2024...
