# BrentKungAdder
Brent Kung Adder module and testbench.



Language                            - Verilog
Contributor                         - Ko Ko Maung
Project Category                    - Class Project
Date                                - August 2019
Instructor                          - Professor Margala
