

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_60_519'
================================================================
* Date:           Tue Jul 23 22:31:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|      59|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_64_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln61_fu_74_p2   |         +|   0|  0|  13|           6|           6|
    |icmp_ln60_fu_58_p2  |      icmp|   0|  0|   9|           3|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          12|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_ic_16  |   9|          2|    3|          6|
    |ic_fu_32                |   9|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|    7|         14|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |ic_fu_32     |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_60_519|  return value|
|line_buf_address0  |  out|    6|   ap_memory|                                                 line_buf|         array|
|line_buf_ce0       |  out|    1|   ap_memory|                                                 line_buf|         array|
|line_buf_we0       |  out|    1|   ap_memory|                                                 line_buf|         array|
|line_buf_d0        |  out|   32|   ap_memory|                                                 line_buf|         array|
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+

