ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_PM.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_SaveConfig,"ax",%progbits
  21              		.align	2
  22              		.global	I2C_SaveConfig
  23              		.thumb
  24              		.thumb_func
  25              		.type	I2C_SaveConfig, %function
  26              	I2C_SaveConfig:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\I2C_PM.c"
   1:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_PM.c **** * File Name: I2C_PM.c
   3:Generated_Source\PSoC6/I2C_PM.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_PM.c **** *
   5:Generated_Source\PSoC6/I2C_PM.c **** * Description:
   6:Generated_Source\PSoC6/I2C_PM.c **** *  This file provides low power mode APIs for the I2C component.
   7:Generated_Source\PSoC6/I2C_PM.c **** *
   8:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
   9:Generated_Source\PSoC6/I2C_PM.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_PM.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_PM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_PM.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_PM.c **** 
  15:Generated_Source\PSoC6/I2C_PM.c **** #include "I2C_PVT.h"
  16:Generated_Source\PSoC6/I2C_PM.c **** 
  17:Generated_Source\PSoC6/I2C_PM.c **** I2C_BACKUP_STRUCT I2C_backup =
  18:Generated_Source\PSoC6/I2C_PM.c **** {
  19:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DISABLE,
  20:Generated_Source\PSoC6/I2C_PM.c **** 
  21:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
  22:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_XCFG,
  23:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_CFG,
  24:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_ADDR,
  25:Generated_Source\PSoC6/I2C_PM.c ****     LO8(I2C_DEFAULT_DIVIDE_FACTOR),
  26:Generated_Source\PSoC6/I2C_PM.c ****     HI8(I2C_DEFAULT_DIVIDE_FACTOR),
  27:Generated_Source\PSoC6/I2C_PM.c **** #else  /* (I2C_UDB_IMPLEMENTED) */
  28:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_CFG,
  29:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 2


  30:Generated_Source\PSoC6/I2C_PM.c **** 
  31:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
  32:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_TMOUT_PERIOD,
  33:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_TMOUT_INTR_MASK,
  34:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
  35:Generated_Source\PSoC6/I2C_PM.c **** };
  36:Generated_Source\PSoC6/I2C_PM.c **** 
  37:Generated_Source\PSoC6/I2C_PM.c **** #if ((I2C_FF_IMPLEMENTED) && (I2C_WAKEUP_ENABLED))
  38:Generated_Source\PSoC6/I2C_PM.c ****     volatile uint8 I2C_wakeupSource;
  39:Generated_Source\PSoC6/I2C_PM.c **** #endif /* ((I2C_FF_IMPLEMENTED) && (I2C_WAKEUP_ENABLED)) */
  40:Generated_Source\PSoC6/I2C_PM.c **** 
  41:Generated_Source\PSoC6/I2C_PM.c **** 
  42:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
  43:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_SaveConfig
  44:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
  45:Generated_Source\PSoC6/I2C_PM.c **** *
  46:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
  47:Generated_Source\PSoC6/I2C_PM.c **** *  The Enable wakeup from Sleep Mode selection influences this function
  48:Generated_Source\PSoC6/I2C_PM.c **** *  implementation:
  49:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Stores the component non-retention configuration registers.
  50:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Disables the master, if it was enabled before, and enables
  51:Generated_Source\PSoC6/I2C_PM.c **** *              backup regulator of the I2C hardware. If a transaction intended
  52:Generated_Source\PSoC6/I2C_PM.c **** *              for component executes during this function call, it waits until
  53:Generated_Source\PSoC6/I2C_PM.c **** *              the current transaction is completed and I2C hardware is ready
  54:Generated_Source\PSoC6/I2C_PM.c **** *              to enter sleep mode. All subsequent I2C traffic is NAKed until
  55:Generated_Source\PSoC6/I2C_PM.c **** *              the device is put into sleep mode.
  56:Generated_Source\PSoC6/I2C_PM.c **** *
  57:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
  58:Generated_Source\PSoC6/I2C_PM.c **** *  None.
  59:Generated_Source\PSoC6/I2C_PM.c **** *
  60:Generated_Source\PSoC6/I2C_PM.c **** * Return:
  61:Generated_Source\PSoC6/I2C_PM.c **** *  None.
  62:Generated_Source\PSoC6/I2C_PM.c **** *
  63:Generated_Source\PSoC6/I2C_PM.c **** * Global Variables:
  64:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_backup - The global variable used to save the component
  65:Generated_Source\PSoC6/I2C_PM.c **** *                            configuration and non-retention registers before
  66:Generated_Source\PSoC6/I2C_PM.c **** *                            entering the sleep mode.
  67:Generated_Source\PSoC6/I2C_PM.c **** *
  68:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
  69:Generated_Source\PSoC6/I2C_PM.c **** *  No.
  70:Generated_Source\PSoC6/I2C_PM.c **** *
  71:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
  72:Generated_Source\PSoC6/I2C_PM.c **** void I2C_SaveConfig(void) 
  73:Generated_Source\PSoC6/I2C_PM.c **** {
  29              		.loc 1 73 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  74:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
  75:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_WAKEUP_ENABLED)
  76:Generated_Source\PSoC6/I2C_PM.c ****         uint8 intState;
  77:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_WAKEUP_ENABLED) */
  78:Generated_Source\PSoC6/I2C_PM.c **** 
  79:Generated_Source\PSoC6/I2C_PM.c ****     /* Store registers before enter low power mode */
  80:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.cfg     = I2C_CFG_REG;
  81:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.xcfg    = I2C_XCFG_REG;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 3


  82:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.addr    = I2C_ADDR_REG;
  83:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.clkDiv1 = I2C_CLKDIV1_REG;
  84:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.clkDiv2 = I2C_CLKDIV2_REG;
  85:Generated_Source\PSoC6/I2C_PM.c **** 
  86:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
  87:Generated_Source\PSoC6/I2C_PM.c ****     /* Disable master */
  88:Generated_Source\PSoC6/I2C_PM.c ****     I2C_CFG_REG &= (uint8) ~I2C_ENABLE_MASTER;
  89:Generated_Source\PSoC6/I2C_PM.c **** 
  90:Generated_Source\PSoC6/I2C_PM.c ****     /* Enable backup regulator to keep block powered in low power mode */
  91:Generated_Source\PSoC6/I2C_PM.c ****     intState = CyEnterCriticalSection();
  92:Generated_Source\PSoC6/I2C_PM.c ****     I2C_PWRSYS_CR1_REG |= I2C_PWRSYS_CR1_I2C_REG_BACKUP;
  93:Generated_Source\PSoC6/I2C_PM.c ****     CyExitCriticalSection(intState);
  94:Generated_Source\PSoC6/I2C_PM.c **** 
  95:Generated_Source\PSoC6/I2C_PM.c ****     /* 1) Set force NACK to ignore I2C transactions;
  96:Generated_Source\PSoC6/I2C_PM.c ****     *  2) Wait unti I2C is ready go to Sleep; !!
  97:Generated_Source\PSoC6/I2C_PM.c ****     *  3) These bits are cleared on wake up.
  98:Generated_Source\PSoC6/I2C_PM.c ****     */
  99:Generated_Source\PSoC6/I2C_PM.c ****     /* Wait when block is ready for sleep */
 100:Generated_Source\PSoC6/I2C_PM.c ****     I2C_XCFG_REG |= I2C_XCFG_FORCE_NACK;
 101:Generated_Source\PSoC6/I2C_PM.c ****     while (0u == (I2C_XCFG_REG & I2C_XCFG_RDY_TO_SLEEP))
 102:Generated_Source\PSoC6/I2C_PM.c ****     {
 103:Generated_Source\PSoC6/I2C_PM.c ****     }
 104:Generated_Source\PSoC6/I2C_PM.c **** 
 105:Generated_Source\PSoC6/I2C_PM.c ****     /* Setup wakeup interrupt */
 106:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DisableInt();
 107:Generated_Source\PSoC6/I2C_PM.c ****     (void) CyIntSetVector(I2C_ISR_NUMBER, &I2C_WAKEUP_ISR);
 108:Generated_Source\PSoC6/I2C_PM.c ****     I2C_wakeupSource = 0u;
 109:Generated_Source\PSoC6/I2C_PM.c ****     I2C_EnableInt();
 110:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 111:Generated_Source\PSoC6/I2C_PM.c **** 
 112:Generated_Source\PSoC6/I2C_PM.c **** #else
 113:Generated_Source\PSoC6/I2C_PM.c ****     /* Store only address match bit */
 114:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.control = (I2C_CFG_REG & I2C_CTRL_ANY_ADDRESS_MASK);
  34              		.loc 1 114 0
  35 0000 034B     		ldr	r3, .L2
  36 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  37 0004 03F00803 		and	r3, r3, #8
  38 0008 024A     		ldr	r2, .L2+4
  39 000a 5370     		strb	r3, [r2, #1]
  40 000c 7047     		bx	lr
  41              	.L3:
  42 000e 00BF     		.align	2
  43              	.L2:
  44 0010 14173440 		.word	1077155604
  45 0014 00000000 		.word	.LANCHOR0
  46              		.cfi_endproc
  47              	.LFE135:
  48              		.size	I2C_SaveConfig, .-I2C_SaveConfig
  49              		.section	.text.I2C_Sleep,"ax",%progbits
  50              		.align	2
  51              		.global	I2C_Sleep
  52              		.thumb
  53              		.thumb_func
  54              		.type	I2C_Sleep, %function
  55              	I2C_Sleep:
  56              	.LFB136:
 115:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 4


 116:Generated_Source\PSoC6/I2C_PM.c **** 
 117:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
 118:Generated_Source\PSoC6/I2C_PM.c ****     I2C_TimeoutSaveConfig();
 119:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
 120:Generated_Source\PSoC6/I2C_PM.c **** }
 121:Generated_Source\PSoC6/I2C_PM.c **** 
 122:Generated_Source\PSoC6/I2C_PM.c **** 
 123:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
 124:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_Sleep
 125:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 126:Generated_Source\PSoC6/I2C_PM.c **** *
 127:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 128:Generated_Source\PSoC6/I2C_PM.c **** *  This is the preferred method to prepare the component before device enters
 129:Generated_Source\PSoC6/I2C_PM.c **** *  sleep mode. The Enable wakeup from Sleep Mode selection influences this
 130:Generated_Source\PSoC6/I2C_PM.c **** *  function implementation:
 131:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Checks current I2C component state, saves it, and disables the
 132:Generated_Source\PSoC6/I2C_PM.c **** *              component by calling I2C_Stop() if it is currently enabled.
 133:Generated_Source\PSoC6/I2C_PM.c **** *              I2C_SaveConfig() is then called to save the component
 134:Generated_Source\PSoC6/I2C_PM.c **** *              non-retention configuration registers.
 135:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   If a transaction intended for component executes during this
 136:Generated_Source\PSoC6/I2C_PM.c **** *              function call, it waits until the current transaction is
 137:Generated_Source\PSoC6/I2C_PM.c **** *              completed. All subsequent I2C traffic intended for component
 138:Generated_Source\PSoC6/I2C_PM.c **** *              is NAKed until the device is put to sleep mode. The address
 139:Generated_Source\PSoC6/I2C_PM.c **** *              match event wakes up the device.
 140:Generated_Source\PSoC6/I2C_PM.c **** *
 141:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 142:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 143:Generated_Source\PSoC6/I2C_PM.c **** *
 144:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 145:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 146:Generated_Source\PSoC6/I2C_PM.c **** *
 147:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 148:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 149:Generated_Source\PSoC6/I2C_PM.c **** *
 150:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 151:Generated_Source\PSoC6/I2C_PM.c **** void I2C_Sleep(void) 
 152:Generated_Source\PSoC6/I2C_PM.c **** {
  57              		.loc 1 152 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61 0000 08B5     		push	{r3, lr}
  62              		.cfi_def_cfa_offset 8
  63              		.cfi_offset 3, -8
  64              		.cfi_offset 14, -4
 153:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
 154:Generated_Source\PSoC6/I2C_PM.c ****     /* Do not enable block after exit low power mode if it is wakeup source */
 155:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.enableState = I2C_DISABLE;
 156:Generated_Source\PSoC6/I2C_PM.c **** 
 157:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_TIMEOUT_ENABLED)
 158:Generated_Source\PSoC6/I2C_PM.c ****         I2C_TimeoutStop();
 159:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_TIMEOUT_ENABLED) */
 160:Generated_Source\PSoC6/I2C_PM.c **** 
 161:Generated_Source\PSoC6/I2C_PM.c **** #else
 162:Generated_Source\PSoC6/I2C_PM.c ****     /* Store enable state */
 163:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.enableState = (uint8) I2C_IS_ENABLED;
  65              		.loc 1 163 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 5


  66 0002 064B     		ldr	r3, .L7
  67 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  68 0006 C3F34003 		ubfx	r3, r3, #1, #1
  69 000a 054A     		ldr	r2, .L7+4
  70 000c 1370     		strb	r3, [r2]
 164:Generated_Source\PSoC6/I2C_PM.c **** 
 165:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_backup.enableState)
  71              		.loc 1 165 0
  72 000e 0BB1     		cbz	r3, .L5
 166:Generated_Source\PSoC6/I2C_PM.c ****     {
 167:Generated_Source\PSoC6/I2C_PM.c ****         I2C_Stop();
  73              		.loc 1 167 0
  74 0010 FFF7FEFF 		bl	I2C_Stop
  75              	.LVL0:
  76              	.L5:
 168:Generated_Source\PSoC6/I2C_PM.c ****     }
 169:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 170:Generated_Source\PSoC6/I2C_PM.c **** 
 171:Generated_Source\PSoC6/I2C_PM.c ****     I2C_SaveConfig();
  77              		.loc 1 171 0
  78 0014 FFF7FEFF 		bl	I2C_SaveConfig
  79              	.LVL1:
  80 0018 08BD     		pop	{r3, pc}
  81              	.L8:
  82 001a 00BF     		.align	2
  83              	.L7:
  84 001c 14173440 		.word	1077155604
  85 0020 00000000 		.word	.LANCHOR0
  86              		.cfi_endproc
  87              	.LFE136:
  88              		.size	I2C_Sleep, .-I2C_Sleep
  89              		.section	.text.I2C_RestoreConfig,"ax",%progbits
  90              		.align	2
  91              		.global	I2C_RestoreConfig
  92              		.thumb
  93              		.thumb_func
  94              		.type	I2C_RestoreConfig, %function
  95              	I2C_RestoreConfig:
  96              	.LFB137:
 172:Generated_Source\PSoC6/I2C_PM.c **** }
 173:Generated_Source\PSoC6/I2C_PM.c **** 
 174:Generated_Source\PSoC6/I2C_PM.c **** 
 175:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
 176:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_RestoreConfig
 177:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 178:Generated_Source\PSoC6/I2C_PM.c **** *
 179:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 180:Generated_Source\PSoC6/I2C_PM.c **** *  The Enable wakeup from Sleep Mode selection influences this function
 181:Generated_Source\PSoC6/I2C_PM.c **** *  implementation:
 182:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Restores the component non-retention configuration registers
 183:Generated_Source\PSoC6/I2C_PM.c **** *              to the state they were in before I2C_Sleep() or I2C_SaveConfig()
 184:Generated_Source\PSoC6/I2C_PM.c **** *              was called.
 185:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Disables the backup regulator of the I2C hardware. Sets up the
 186:Generated_Source\PSoC6/I2C_PM.c **** *              regular component interrupt handler and generates the component
 187:Generated_Source\PSoC6/I2C_PM.c **** *              interrupt if it was wake up source to release the bus and
 188:Generated_Source\PSoC6/I2C_PM.c **** *              continue in-coming I2C transaction.
 189:Generated_Source\PSoC6/I2C_PM.c **** *
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 6


 190:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 191:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 192:Generated_Source\PSoC6/I2C_PM.c **** *
 193:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 194:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 195:Generated_Source\PSoC6/I2C_PM.c **** *
 196:Generated_Source\PSoC6/I2C_PM.c **** * Global Variables:
 197:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_backup - The global variable used to save the component
 198:Generated_Source\PSoC6/I2C_PM.c **** *                            configuration and non-retention registers before
 199:Generated_Source\PSoC6/I2C_PM.c **** *                            exiting the sleep mode.
 200:Generated_Source\PSoC6/I2C_PM.c **** *
 201:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 202:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 203:Generated_Source\PSoC6/I2C_PM.c **** *
 204:Generated_Source\PSoC6/I2C_PM.c **** * Side Effects:
 205:Generated_Source\PSoC6/I2C_PM.c **** *  Calling this function before I2C_SaveConfig() or
 206:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_Sleep() will lead to unpredictable results.
 207:Generated_Source\PSoC6/I2C_PM.c **** *
 208:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 209:Generated_Source\PSoC6/I2C_PM.c **** void I2C_RestoreConfig(void) 
 210:Generated_Source\PSoC6/I2C_PM.c **** {
  97              		.loc 1 210 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 211:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
 212:Generated_Source\PSoC6/I2C_PM.c ****     uint8 intState;
 213:Generated_Source\PSoC6/I2C_PM.c **** 
 214:Generated_Source\PSoC6/I2C_PM.c ****     if (I2C_CHECK_PWRSYS_I2C_BACKUP)
 215:Generated_Source\PSoC6/I2C_PM.c ****     /* Low power mode was Sleep - backup regulator is enabled */
 216:Generated_Source\PSoC6/I2C_PM.c ****     {
 217:Generated_Source\PSoC6/I2C_PM.c ****         /* Enable backup regulator in active mode */
 218:Generated_Source\PSoC6/I2C_PM.c ****         intState = CyEnterCriticalSection();
 219:Generated_Source\PSoC6/I2C_PM.c ****         I2C_PWRSYS_CR1_REG &= (uint8) ~I2C_PWRSYS_CR1_I2C_REG_BACKUP;
 220:Generated_Source\PSoC6/I2C_PM.c ****         CyExitCriticalSection(intState);
 221:Generated_Source\PSoC6/I2C_PM.c **** 
 222:Generated_Source\PSoC6/I2C_PM.c ****         /* Restore master */
 223:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CFG_REG = I2C_backup.cfg;
 224:Generated_Source\PSoC6/I2C_PM.c ****     }
 225:Generated_Source\PSoC6/I2C_PM.c ****     else
 226:Generated_Source\PSoC6/I2C_PM.c ****     /* Low power mode was Hibernate - backup regulator is disabled. All registers are cleared */
 227:Generated_Source\PSoC6/I2C_PM.c ****     {
 228:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_WAKEUP_ENABLED)
 229:Generated_Source\PSoC6/I2C_PM.c ****         /* Disable power to block before register restore */
 230:Generated_Source\PSoC6/I2C_PM.c ****         intState = CyEnterCriticalSection();
 231:Generated_Source\PSoC6/I2C_PM.c ****         I2C_ACT_PWRMGR_REG  &= (uint8) ~I2C_ACT_PWR_EN;
 232:Generated_Source\PSoC6/I2C_PM.c ****         I2C_STBY_PWRMGR_REG &= (uint8) ~I2C_STBY_PWR_EN;
 233:Generated_Source\PSoC6/I2C_PM.c ****         CyExitCriticalSection(intState);
 234:Generated_Source\PSoC6/I2C_PM.c **** 
 235:Generated_Source\PSoC6/I2C_PM.c ****         /* Enable component in I2C_Wakeup() after register restore */
 236:Generated_Source\PSoC6/I2C_PM.c ****         I2C_backup.enableState = I2C_ENABLE;
 237:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_WAKEUP_ENABLED) */
 238:Generated_Source\PSoC6/I2C_PM.c **** 
 239:Generated_Source\PSoC6/I2C_PM.c ****         /* Restore component registers after Hibernate */
 240:Generated_Source\PSoC6/I2C_PM.c ****         I2C_XCFG_REG    = I2C_backup.xcfg;
 241:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CFG_REG     = I2C_backup.cfg;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 7


 242:Generated_Source\PSoC6/I2C_PM.c ****         I2C_ADDR_REG    = I2C_backup.addr;
 243:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CLKDIV1_REG = I2C_backup.clkDiv1;
 244:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CLKDIV2_REG = I2C_backup.clkDiv2;
 245:Generated_Source\PSoC6/I2C_PM.c ****     }
 246:Generated_Source\PSoC6/I2C_PM.c **** 
 247:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
 248:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DisableInt();
 249:Generated_Source\PSoC6/I2C_PM.c ****     (void) CyIntSetVector(I2C_ISR_NUMBER, &I2C_ISR);
 250:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_wakeupSource)
 251:Generated_Source\PSoC6/I2C_PM.c ****     {
 252:Generated_Source\PSoC6/I2C_PM.c ****         /* Generate interrupt to process incoming transaction */
 253:Generated_Source\PSoC6/I2C_PM.c ****         I2C_SetPendingInt();
 254:Generated_Source\PSoC6/I2C_PM.c ****     }
 255:Generated_Source\PSoC6/I2C_PM.c ****     I2C_EnableInt();
 256:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 257:Generated_Source\PSoC6/I2C_PM.c **** 
 258:Generated_Source\PSoC6/I2C_PM.c **** #else
 259:Generated_Source\PSoC6/I2C_PM.c ****     I2C_CFG_REG = I2C_backup.control;
 102              		.loc 1 259 0
 103 0000 024B     		ldr	r3, .L10
 104 0002 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 105 0004 024B     		ldr	r3, .L10+4
 106 0006 1A70     		strb	r2, [r3]
 107 0008 7047     		bx	lr
 108              	.L11:
 109 000a 00BF     		.align	2
 110              	.L10:
 111 000c 00000000 		.word	.LANCHOR0
 112 0010 14173440 		.word	1077155604
 113              		.cfi_endproc
 114              	.LFE137:
 115              		.size	I2C_RestoreConfig, .-I2C_RestoreConfig
 116              		.section	.text.I2C_Wakeup,"ax",%progbits
 117              		.align	2
 118              		.global	I2C_Wakeup
 119              		.thumb
 120              		.thumb_func
 121              		.type	I2C_Wakeup, %function
 122              	I2C_Wakeup:
 123              	.LFB138:
 260:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
 261:Generated_Source\PSoC6/I2C_PM.c **** 
 262:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
 263:Generated_Source\PSoC6/I2C_PM.c ****     I2C_TimeoutRestoreConfig();
 264:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
 265:Generated_Source\PSoC6/I2C_PM.c **** }
 266:Generated_Source\PSoC6/I2C_PM.c **** 
 267:Generated_Source\PSoC6/I2C_PM.c **** 
 268:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
 269:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_Wakeup
 270:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 271:Generated_Source\PSoC6/I2C_PM.c **** *
 272:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 273:Generated_Source\PSoC6/I2C_PM.c **** *  This is the preferred method to prepare the component for active mode
 274:Generated_Source\PSoC6/I2C_PM.c **** *  operation (when device exits sleep mode). The Enable wakeup from Sleep Mode
 275:Generated_Source\PSoC6/I2C_PM.c **** *  selection influences this function implementation:
 276:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Restores the component non-retention configuration registers
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 8


 277:Generated_Source\PSoC6/I2C_PM.c **** *              by calling I2C_RestoreConfig(). If the component was enabled
 278:Generated_Source\PSoC6/I2C_PM.c **** *              before the I2C_Sleep() function was called, I2C_Wakeup()
 279:Generated_Source\PSoC6/I2C_PM.c **** *              re-enables it.
 280:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Enables  master functionality if it was enabled before sleep,
 281:Generated_Source\PSoC6/I2C_PM.c **** *              and disables the backup regulator of the I2C hardware.
 282:Generated_Source\PSoC6/I2C_PM.c **** *              The incoming transaction continues as soon as the regular
 283:Generated_Source\PSoC6/I2C_PM.c **** *              I2C interrupt handler is set up (global interrupts has to be
 284:Generated_Source\PSoC6/I2C_PM.c **** *              enabled to service I2C component interrupt).
 285:Generated_Source\PSoC6/I2C_PM.c **** *
 286:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 287:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 288:Generated_Source\PSoC6/I2C_PM.c **** *
 289:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 290:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 291:Generated_Source\PSoC6/I2C_PM.c **** *
 292:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 293:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 294:Generated_Source\PSoC6/I2C_PM.c **** *
 295:Generated_Source\PSoC6/I2C_PM.c **** * Side Effects:
 296:Generated_Source\PSoC6/I2C_PM.c **** *  Calling this function before I2C_SaveConfig() or
 297:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_Sleep() will lead to unpredictable results.
 298:Generated_Source\PSoC6/I2C_PM.c **** *
 299:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 300:Generated_Source\PSoC6/I2C_PM.c **** void I2C_Wakeup(void) 
 301:Generated_Source\PSoC6/I2C_PM.c **** {
 124              		.loc 1 301 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 08B5     		push	{r3, lr}
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 3, -8
 131              		.cfi_offset 14, -4
 302:Generated_Source\PSoC6/I2C_PM.c ****     I2C_RestoreConfig();
 132              		.loc 1 302 0
 133 0002 FFF7FEFF 		bl	I2C_RestoreConfig
 134              	.LVL2:
 303:Generated_Source\PSoC6/I2C_PM.c **** 
 304:Generated_Source\PSoC6/I2C_PM.c ****     /* Restore component enable state */
 305:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_backup.enableState)
 135              		.loc 1 305 0
 136 0006 054B     		ldr	r3, .L15
 137 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 138 000a 2BB1     		cbz	r3, .L12
 306:Generated_Source\PSoC6/I2C_PM.c ****     {
 307:Generated_Source\PSoC6/I2C_PM.c ****         I2C_Enable();
 139              		.loc 1 307 0
 140 000c FFF7FEFF 		bl	I2C_Enable
 141              	.LVL3:
 142              	.LBB4:
 143              	.LBB5:
 144              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 9


   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 10


  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 11


 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 12


 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 13


 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 14


 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 15


 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 16


 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 17


 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 18


 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 19


 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 20


 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 21


 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 22


 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 23


 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 24


 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 25


 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 26


 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 27


1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 28


1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 29


1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 30


1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 31


1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 32


1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 33


1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 34


1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 35


1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 36


1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 37


1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 38


1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 145              		.loc 2 1681 0
 146 0010 4FF08062 		mov	r2, #67108864
 147 0014 024B     		ldr	r3, .L15+4
 148 0016 DA60     		str	r2, [r3, #12]
 149              	.LVL4:
 150              	.L12:
 151 0018 08BD     		pop	{r3, pc}
 152              	.L16:
 153 001a 00BF     		.align	2
 154              	.L15:
 155 001c 00000000 		.word	.LANCHOR0
 156 0020 00E100E0 		.word	-536813312
 157              	.LBE5:
 158              	.LBE4:
 159              		.cfi_endproc
 160              	.LFE138:
 161              		.size	I2C_Wakeup, .-I2C_Wakeup
 162              		.global	I2C_backup
 163              		.bss
 164              		.align	2
 165              		.set	.LANCHOR0,. + 0
 166              		.type	I2C_backup, %object
 167              		.size	I2C_backup, 2
 168              	I2C_backup:
 169 0000 0000     		.space	2
 170              		.text
 171              	.Letext0:
 172              		.file 3 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 173              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 174              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 175              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 176              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 177              		.file 8 "Generated_Source\\PSoC6\\I2C.h"
 178              		.section	.debug_info,"",%progbits
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 39


 179              	.Ldebug_info0:
 180 0000 5F0B0000 		.4byte	0xb5f
 181 0004 0400     		.2byte	0x4
 182 0006 00000000 		.4byte	.Ldebug_abbrev0
 183 000a 04       		.byte	0x4
 184 000b 01       		.uleb128 0x1
 185 000c 91030000 		.4byte	.LASF297
 186 0010 0C       		.byte	0xc
 187 0011 D6020000 		.4byte	.LASF298
 188 0015 480C0000 		.4byte	.LASF299
 189 0019 00000000 		.4byte	.Ldebug_ranges0+0
 190 001d 00000000 		.4byte	0
 191 0021 00000000 		.4byte	.Ldebug_line0
 192 0025 02       		.uleb128 0x2
 193 0026 02       		.byte	0x2
 194 0027 E6030000 		.4byte	0x3e6
 195 002b 03       		.byte	0x3
 196 002c 24       		.byte	0x24
 197 002d E6030000 		.4byte	0x3e6
 198 0031 03       		.uleb128 0x3
 199 0032 D4150000 		.4byte	.LASF0
 200 0036 71       		.sleb128 -15
 201 0037 03       		.uleb128 0x3
 202 0038 4B110000 		.4byte	.LASF1
 203 003c 72       		.sleb128 -14
 204 003d 03       		.uleb128 0x3
 205 003e 29160000 		.4byte	.LASF2
 206 0042 73       		.sleb128 -13
 207 0043 03       		.uleb128 0x3
 208 0044 AE040000 		.4byte	.LASF3
 209 0048 74       		.sleb128 -12
 210 0049 03       		.uleb128 0x3
 211 004a 2B0D0000 		.4byte	.LASF4
 212 004e 75       		.sleb128 -11
 213 004f 03       		.uleb128 0x3
 214 0050 9E140000 		.4byte	.LASF5
 215 0054 76       		.sleb128 -10
 216 0055 03       		.uleb128 0x3
 217 0056 3F110000 		.4byte	.LASF6
 218 005a 7B       		.sleb128 -5
 219 005b 03       		.uleb128 0x3
 220 005c 8C140000 		.4byte	.LASF7
 221 0060 7C       		.sleb128 -4
 222 0061 03       		.uleb128 0x3
 223 0062 85030000 		.4byte	.LASF8
 224 0066 7E       		.sleb128 -2
 225 0067 03       		.uleb128 0x3
 226 0068 63130000 		.4byte	.LASF9
 227 006c 7F       		.sleb128 -1
 228 006d 04       		.uleb128 0x4
 229 006e 42170000 		.4byte	.LASF10
 230 0072 00       		.byte	0
 231 0073 04       		.uleb128 0x4
 232 0074 850E0000 		.4byte	.LASF11
 233 0078 01       		.byte	0x1
 234 0079 04       		.uleb128 0x4
 235 007a 31020000 		.4byte	.LASF12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 40


 236 007e 02       		.byte	0x2
 237 007f 04       		.uleb128 0x4
 238 0080 9A120000 		.4byte	.LASF13
 239 0084 03       		.byte	0x3
 240 0085 04       		.uleb128 0x4
 241 0086 BB090000 		.4byte	.LASF14
 242 008a 04       		.byte	0x4
 243 008b 04       		.uleb128 0x4
 244 008c B1160000 		.4byte	.LASF15
 245 0090 05       		.byte	0x5
 246 0091 04       		.uleb128 0x4
 247 0092 C70D0000 		.4byte	.LASF16
 248 0096 06       		.byte	0x6
 249 0097 04       		.uleb128 0x4
 250 0098 19050000 		.4byte	.LASF17
 251 009c 07       		.byte	0x7
 252 009d 04       		.uleb128 0x4
 253 009e 36120000 		.4byte	.LASF18
 254 00a2 08       		.byte	0x8
 255 00a3 04       		.uleb128 0x4
 256 00a4 51090000 		.4byte	.LASF19
 257 00a8 09       		.byte	0x9
 258 00a9 04       		.uleb128 0x4
 259 00aa 290F0000 		.4byte	.LASF20
 260 00ae 0A       		.byte	0xa
 261 00af 04       		.uleb128 0x4
 262 00b0 71070000 		.4byte	.LASF21
 263 00b4 0B       		.byte	0xb
 264 00b5 04       		.uleb128 0x4
 265 00b6 C1100000 		.4byte	.LASF22
 266 00ba 0C       		.byte	0xc
 267 00bb 04       		.uleb128 0x4
 268 00bc 35050000 		.4byte	.LASF23
 269 00c0 0D       		.byte	0xd
 270 00c1 04       		.uleb128 0x4
 271 00c2 E0110000 		.4byte	.LASF24
 272 00c6 0E       		.byte	0xe
 273 00c7 04       		.uleb128 0x4
 274 00c8 14000000 		.4byte	.LASF25
 275 00cc 0F       		.byte	0xf
 276 00cd 04       		.uleb128 0x4
 277 00ce 95150000 		.4byte	.LASF26
 278 00d2 10       		.byte	0x10
 279 00d3 04       		.uleb128 0x4
 280 00d4 D80B0000 		.4byte	.LASF27
 281 00d8 11       		.byte	0x11
 282 00d9 04       		.uleb128 0x4
 283 00da 99040000 		.4byte	.LASF28
 284 00de 12       		.byte	0x12
 285 00df 04       		.uleb128 0x4
 286 00e0 A70B0000 		.4byte	.LASF29
 287 00e4 13       		.byte	0x13
 288 00e5 04       		.uleb128 0x4
 289 00e6 15020000 		.4byte	.LASF30
 290 00ea 14       		.byte	0x14
 291 00eb 04       		.uleb128 0x4
 292 00ec CE060000 		.4byte	.LASF31
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 41


 293 00f0 15       		.byte	0x15
 294 00f1 04       		.uleb128 0x4
 295 00f2 000A0000 		.4byte	.LASF32
 296 00f6 16       		.byte	0x16
 297 00f7 04       		.uleb128 0x4
 298 00f8 D3010000 		.4byte	.LASF33
 299 00fc 17       		.byte	0x17
 300 00fd 04       		.uleb128 0x4
 301 00fe DE100000 		.4byte	.LASF34
 302 0102 18       		.byte	0x18
 303 0103 04       		.uleb128 0x4
 304 0104 910C0000 		.4byte	.LASF35
 305 0108 19       		.byte	0x19
 306 0109 04       		.uleb128 0x4
 307 010a A1000000 		.4byte	.LASF36
 308 010e 1A       		.byte	0x1a
 309 010f 04       		.uleb128 0x4
 310 0110 08080000 		.4byte	.LASF37
 311 0114 1B       		.byte	0x1b
 312 0115 04       		.uleb128 0x4
 313 0116 06180000 		.4byte	.LASF38
 314 011a 1C       		.byte	0x1c
 315 011b 04       		.uleb128 0x4
 316 011c 26150000 		.4byte	.LASF39
 317 0120 1D       		.byte	0x1d
 318 0121 04       		.uleb128 0x4
 319 0122 EE0B0000 		.4byte	.LASF40
 320 0126 1E       		.byte	0x1e
 321 0127 04       		.uleb128 0x4
 322 0128 FD110000 		.4byte	.LASF41
 323 012c 1F       		.byte	0x1f
 324 012d 04       		.uleb128 0x4
 325 012e 2D100000 		.4byte	.LASF42
 326 0132 20       		.byte	0x20
 327 0133 04       		.uleb128 0x4
 328 0134 8E070000 		.4byte	.LASF43
 329 0138 21       		.byte	0x21
 330 0139 04       		.uleb128 0x4
 331 013a CD160000 		.4byte	.LASF44
 332 013e 22       		.byte	0x22
 333 013f 04       		.uleb128 0x4
 334 0140 E30A0000 		.4byte	.LASF45
 335 0144 23       		.byte	0x23
 336 0145 04       		.uleb128 0x4
 337 0146 6E010000 		.4byte	.LASF46
 338 014a 24       		.byte	0x24
 339 014b 04       		.uleb128 0x4
 340 014c C3110000 		.4byte	.LASF47
 341 0150 25       		.byte	0x25
 342 0151 04       		.uleb128 0x4
 343 0152 A4060000 		.4byte	.LASF48
 344 0156 26       		.byte	0x26
 345 0157 04       		.uleb128 0x4
 346 0158 B7150000 		.4byte	.LASF49
 347 015c 27       		.byte	0x27
 348 015d 04       		.uleb128 0x4
 349 015e EE0C0000 		.4byte	.LASF50
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 42


 350 0162 28       		.byte	0x28
 351 0163 04       		.uleb128 0x4
 352 0164 18070000 		.4byte	.LASF51
 353 0168 29       		.byte	0x29
 354 0169 04       		.uleb128 0x4
 355 016a 970D0000 		.4byte	.LASF52
 356 016e 2A       		.byte	0x2a
 357 016f 04       		.uleb128 0x4
 358 0170 7B120000 		.4byte	.LASF53
 359 0174 2B       		.byte	0x2b
 360 0175 04       		.uleb128 0x4
 361 0176 BD000000 		.4byte	.LASF54
 362 017a 2C       		.byte	0x2c
 363 017b 04       		.uleb128 0x4
 364 017c C8050000 		.4byte	.LASF55
 365 0180 2D       		.byte	0x2d
 366 0181 04       		.uleb128 0x4
 367 0182 C70C0000 		.4byte	.LASF56
 368 0186 2E       		.byte	0x2e
 369 0187 04       		.uleb128 0x4
 370 0188 A3110000 		.4byte	.LASF57
 371 018c 2F       		.byte	0x2f
 372 018d 04       		.uleb128 0x4
 373 018e 22180000 		.4byte	.LASF58
 374 0192 30       		.byte	0x30
 375 0193 04       		.uleb128 0x4
 376 0194 47070000 		.4byte	.LASF59
 377 0198 31       		.byte	0x31
 378 0199 04       		.uleb128 0x4
 379 019a 1A130000 		.4byte	.LASF60
 380 019e 32       		.byte	0x32
 381 019f 04       		.uleb128 0x4
 382 01a0 5E0A0000 		.4byte	.LASF61
 383 01a4 33       		.byte	0x33
 384 01a5 04       		.uleb128 0x4
 385 01a6 14010000 		.4byte	.LASF62
 386 01aa 34       		.byte	0x34
 387 01ab 04       		.uleb128 0x4
 388 01ac 5B0E0000 		.4byte	.LASF63
 389 01b0 35       		.byte	0x35
 390 01b1 04       		.uleb128 0x4
 391 01b2 DF130000 		.4byte	.LASF64
 392 01b6 36       		.byte	0x36
 393 01b7 04       		.uleb128 0x4
 394 01b8 52150000 		.4byte	.LASF65
 395 01bc 37       		.byte	0x37
 396 01bd 04       		.uleb128 0x4
 397 01be 9F090000 		.4byte	.LASF66
 398 01c2 38       		.byte	0x38
 399 01c3 04       		.uleb128 0x4
 400 01c4 80000000 		.4byte	.LASF67
 401 01c8 39       		.byte	0x39
 402 01c9 04       		.uleb128 0x4
 403 01ca 0D160000 		.4byte	.LASF68
 404 01ce 3A       		.byte	0x3a
 405 01cf 04       		.uleb128 0x4
 406 01d0 3F0E0000 		.4byte	.LASF69
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 43


 407 01d4 3B       		.byte	0x3b
 408 01d5 04       		.uleb128 0x4
 409 01d6 19090000 		.4byte	.LASF70
 410 01da 3C       		.byte	0x3c
 411 01db 04       		.uleb128 0x4
 412 01dc 5E170000 		.4byte	.LASF71
 413 01e0 3D       		.byte	0x3d
 414 01e1 04       		.uleb128 0x4
 415 01e2 A60E0000 		.4byte	.LASF72
 416 01e6 3E       		.byte	0x3e
 417 01e7 04       		.uleb128 0x4
 418 01e8 62020000 		.4byte	.LASF73
 419 01ec 3F       		.byte	0x3f
 420 01ed 04       		.uleb128 0x4
 421 01ee B6120000 		.4byte	.LASF74
 422 01f2 40       		.byte	0x40
 423 01f3 04       		.uleb128 0x4
 424 01f4 E3090000 		.4byte	.LASF75
 425 01f8 41       		.byte	0x41
 426 01f9 04       		.uleb128 0x4
 427 01fa 4F030000 		.4byte	.LASF76
 428 01fe 42       		.byte	0x42
 429 01ff 04       		.uleb128 0x4
 430 0200 7D130000 		.4byte	.LASF77
 431 0204 43       		.byte	0x43
 432 0205 04       		.uleb128 0x4
 433 0206 A00A0000 		.4byte	.LASF78
 434 020a 44       		.byte	0x44
 435 020b 04       		.uleb128 0x4
 436 020c 8F170000 		.4byte	.LASF79
 437 0210 45       		.byte	0x45
 438 0211 04       		.uleb128 0x4
 439 0212 C30E0000 		.4byte	.LASF80
 440 0216 46       		.byte	0x46
 441 0217 04       		.uleb128 0x4
 442 0218 F1050000 		.4byte	.LASF81
 443 021c 47       		.byte	0x47
 444 021d 04       		.uleb128 0x4
 445 021e E3120000 		.4byte	.LASF82
 446 0222 48       		.byte	0x48
 447 0223 04       		.uleb128 0x4
 448 0224 250A0000 		.4byte	.LASF83
 449 0228 49       		.byte	0x49
 450 0229 04       		.uleb128 0x4
 451 022a D2000000 		.4byte	.LASF84
 452 022e 4A       		.byte	0x4a
 453 022f 04       		.uleb128 0x4
 454 0230 230E0000 		.4byte	.LASF85
 455 0234 4B       		.byte	0x4b
 456 0235 04       		.uleb128 0x4
 457 0236 DF0E0000 		.4byte	.LASF86
 458 023a 4C       		.byte	0x4c
 459 023b 04       		.uleb128 0x4
 460 023c 20060000 		.4byte	.LASF87
 461 0240 4D       		.byte	0x4d
 462 0241 04       		.uleb128 0x4
 463 0242 19120000 		.4byte	.LASF88
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 44


 464 0246 4E       		.byte	0x4e
 465 0247 04       		.uleb128 0x4
 466 0248 410A0000 		.4byte	.LASF89
 467 024c 4F       		.byte	0x4f
 468 024d 04       		.uleb128 0x4
 469 024e EE000000 		.4byte	.LASF90
 470 0252 50       		.byte	0x50
 471 0253 04       		.uleb128 0x4
 472 0254 FC100000 		.4byte	.LASF91
 473 0258 51       		.byte	0x51
 474 0259 04       		.uleb128 0x4
 475 025a AA070000 		.4byte	.LASF92
 476 025e 52       		.byte	0x52
 477 025f 04       		.uleb128 0x4
 478 0260 FA160000 		.4byte	.LASF93
 479 0264 53       		.byte	0x53
 480 0265 04       		.uleb128 0x4
 481 0266 C5170000 		.4byte	.LASF94
 482 026a 54       		.byte	0x54
 483 026b 04       		.uleb128 0x4
 484 026c 000B0000 		.4byte	.LASF95
 485 0270 55       		.byte	0x55
 486 0271 04       		.uleb128 0x4
 487 0272 030E0000 		.4byte	.LASF96
 488 0276 56       		.byte	0x56
 489 0277 04       		.uleb128 0x4
 490 0278 82050000 		.4byte	.LASF97
 491 027c 57       		.byte	0x57
 492 027d 04       		.uleb128 0x4
 493 027e 37180000 		.4byte	.LASF98
 494 0282 58       		.byte	0x58
 495 0283 04       		.uleb128 0x4
 496 0284 9F0F0000 		.4byte	.LASF99
 497 0288 59       		.byte	0x59
 498 0289 04       		.uleb128 0x4
 499 028a E1170000 		.4byte	.LASF100
 500 028e 5A       		.byte	0x5a
 501 028f 04       		.uleb128 0x4
 502 0290 AD0C0000 		.4byte	.LASF101
 503 0294 5B       		.byte	0x5b
 504 0295 04       		.uleb128 0x4
 505 0296 6B030000 		.4byte	.LASF102
 506 029a 5C       		.byte	0x5c
 507 029b 04       		.uleb128 0x4
 508 029c B9130000 		.4byte	.LASF103
 509 02a0 5D       		.byte	0x5d
 510 02a1 04       		.uleb128 0x4
 511 02a2 24080000 		.4byte	.LASF104
 512 02a6 5E       		.byte	0x5e
 513 02a7 04       		.uleb128 0x4
 514 02a8 AB170000 		.4byte	.LASF105
 515 02ac 5F       		.byte	0x5f
 516 02ad 04       		.uleb128 0x4
 517 02ae FC0E0000 		.4byte	.LASF106
 518 02b2 60       		.byte	0x60
 519 02b3 04       		.uleb128 0x4
 520 02b4 F6020000 		.4byte	.LASF107
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 45


 521 02b8 61       		.byte	0x61
 522 02b9 04       		.uleb128 0x4
 523 02ba AE140000 		.4byte	.LASF108
 524 02be 62       		.byte	0x62
 525 02bf 04       		.uleb128 0x4
 526 02c0 CE080000 		.4byte	.LASF109
 527 02c4 63       		.byte	0x63
 528 02c5 04       		.uleb128 0x4
 529 02c6 57180000 		.4byte	.LASF110
 530 02ca 64       		.byte	0x64
 531 02cb 04       		.uleb128 0x4
 532 02cc BF0F0000 		.4byte	.LASF111
 533 02d0 65       		.byte	0x65
 534 02d1 04       		.uleb128 0x4
 535 02d2 2D070000 		.4byte	.LASF112
 536 02d6 66       		.byte	0x66
 537 02d7 04       		.uleb128 0x4
 538 02d8 13140000 		.4byte	.LASF113
 539 02dc 67       		.byte	0x67
 540 02dd 04       		.uleb128 0x4
 541 02de 180B0000 		.4byte	.LASF114
 542 02e2 68       		.byte	0x68
 543 02e3 04       		.uleb128 0x4
 544 02e4 AF010000 		.4byte	.LASF115
 545 02e8 69       		.byte	0x69
 546 02e9 04       		.uleb128 0x4
 547 02ea 460F0000 		.4byte	.LASF116
 548 02ee 6A       		.byte	0x6a
 549 02ef 04       		.uleb128 0x4
 550 02f0 E9060000 		.4byte	.LASF117
 551 02f4 6B       		.byte	0x6b
 552 02f5 04       		.uleb128 0x4
 553 02f6 96160000 		.4byte	.LASF118
 554 02fa 6C       		.byte	0x6c
 555 02fb 04       		.uleb128 0x4
 556 02fc AC0D0000 		.4byte	.LASF119
 557 0300 6D       		.byte	0x6d
 558 0301 04       		.uleb128 0x4
 559 0302 FE040000 		.4byte	.LASF120
 560 0306 6E       		.byte	0x6e
 561 0307 04       		.uleb128 0x4
 562 0308 0B150000 		.4byte	.LASF121
 563 030c 6F       		.byte	0x6f
 564 030d 04       		.uleb128 0x4
 565 030e 36090000 		.4byte	.LASF122
 566 0312 70       		.byte	0x70
 567 0313 04       		.uleb128 0x4
 568 0314 2D000000 		.4byte	.LASF123
 569 0318 71       		.byte	0x71
 570 0319 04       		.uleb128 0x4
 571 031a 12100000 		.4byte	.LASF124
 572 031e 72       		.byte	0x72
 573 031f 04       		.uleb128 0x4
 574 0320 C4040000 		.4byte	.LASF125
 575 0324 73       		.byte	0x73
 576 0325 04       		.uleb128 0x4
 577 0326 71140000 		.4byte	.LASF126
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 46


 578 032a 74       		.byte	0x74
 579 032b 04       		.uleb128 0x4
 580 032c 780B0000 		.4byte	.LASF127
 581 0330 75       		.byte	0x75
 582 0331 04       		.uleb128 0x4
 583 0332 5F110000 		.4byte	.LASF128
 584 0336 76       		.byte	0x76
 585 0337 04       		.uleb128 0x4
 586 0338 A4020000 		.4byte	.LASF129
 587 033c 77       		.byte	0x77
 588 033d 04       		.uleb128 0x4
 589 033e FF120000 		.4byte	.LASF130
 590 0342 78       		.byte	0x78
 591 0343 04       		.uleb128 0x4
 592 0344 89020000 		.4byte	.LASF131
 593 0348 79       		.byte	0x79
 594 0349 04       		.uleb128 0x4
 595 034a 5C160000 		.4byte	.LASF132
 596 034e 7A       		.byte	0x7a
 597 034f 04       		.uleb128 0x4
 598 0350 5F0D0000 		.4byte	.LASF133
 599 0354 7B       		.byte	0x7b
 600 0355 04       		.uleb128 0x4
 601 0356 DF040000 		.4byte	.LASF134
 602 035a 7C       		.byte	0x7c
 603 035b 04       		.uleb128 0x4
 604 035c C8140000 		.4byte	.LASF135
 605 0360 7D       		.byte	0x7d
 606 0361 04       		.uleb128 0x4
 607 0362 E8080000 		.4byte	.LASF136
 608 0366 7E       		.byte	0x7e
 609 0367 04       		.uleb128 0x4
 610 0368 49100000 		.4byte	.LASF137
 611 036c 7F       		.byte	0x7f
 612 036d 04       		.uleb128 0x4
 613 036e D90F0000 		.4byte	.LASF138
 614 0372 80       		.byte	0x80
 615 0373 04       		.uleb128 0x4
 616 0374 83040000 		.4byte	.LASF139
 617 0378 81       		.byte	0x81
 618 0379 04       		.uleb128 0x4
 619 037a 2D140000 		.4byte	.LASF140
 620 037e 82       		.byte	0x82
 621 037f 04       		.uleb128 0x4
 622 0380 320B0000 		.4byte	.LASF141
 623 0384 83       		.byte	0x83
 624 0385 04       		.uleb128 0x4
 625 0386 52000000 		.4byte	.LASF142
 626 038a 84       		.byte	0x84
 627 038b 04       		.uleb128 0x4
 628 038c F1070000 		.4byte	.LASF143
 629 0390 85       		.byte	0x85
 630 0391 04       		.uleb128 0x4
 631 0392 4C130000 		.4byte	.LASF144
 632 0396 86       		.byte	0x86
 633 0397 04       		.uleb128 0x4
 634 0398 590B0000 		.4byte	.LASF145
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 47


 635 039c 87       		.byte	0x87
 636 039d 04       		.uleb128 0x4
 637 039e BF020000 		.4byte	.LASF146
 638 03a2 88       		.byte	0x88
 639 03a3 04       		.uleb128 0x4
 640 03a4 52050000 		.4byte	.LASF147
 641 03a8 89       		.byte	0x89
 642 03a9 04       		.uleb128 0x4
 643 03aa 44160000 		.4byte	.LASF148
 644 03ae 8A       		.byte	0x8a
 645 03af 04       		.uleb128 0x4
 646 03b0 91080000 		.4byte	.LASF149
 647 03b4 8B       		.byte	0x8b
 648 03b5 04       		.uleb128 0x4
 649 03b6 FE080000 		.4byte	.LASF150
 650 03ba 8C       		.byte	0x8c
 651 03bb 04       		.uleb128 0x4
 652 03bc 5A070000 		.4byte	.LASF151
 653 03c0 8D       		.byte	0x8d
 654 03c1 04       		.uleb128 0x4
 655 03c2 67120000 		.4byte	.LASF152
 656 03c6 8E       		.byte	0x8e
 657 03c7 04       		.uleb128 0x4
 658 03c8 810D0000 		.4byte	.LASF153
 659 03cc 8F       		.byte	0x8f
 660 03cd 04       		.uleb128 0x4
 661 03ce 3D060000 		.4byte	.LASF154
 662 03d2 90       		.byte	0x90
 663 03d3 04       		.uleb128 0x4
 664 03d4 CD0A0000 		.4byte	.LASF155
 665 03d8 91       		.byte	0x91
 666 03d9 04       		.uleb128 0x4
 667 03da B5080000 		.4byte	.LASF156
 668 03de 92       		.byte	0x92
 669 03df 04       		.uleb128 0x4
 670 03e0 8F0A0000 		.4byte	.LASF157
 671 03e4 F0       		.byte	0xf0
 672 03e5 00       		.byte	0
 673 03e6 05       		.uleb128 0x5
 674 03e7 02       		.byte	0x2
 675 03e8 05       		.byte	0x5
 676 03e9 7F020000 		.4byte	.LASF158
 677 03ed 06       		.uleb128 0x6
 678 03ee DC070000 		.4byte	.LASF160
 679 03f2 03       		.byte	0x3
 680 03f3 F4       		.byte	0xf4
 681 03f4 25000000 		.4byte	0x25
 682 03f8 05       		.uleb128 0x5
 683 03f9 01       		.byte	0x1
 684 03fa 06       		.byte	0x6
 685 03fb 38160000 		.4byte	.LASF159
 686 03ff 06       		.uleb128 0x6
 687 0400 AD150000 		.4byte	.LASF161
 688 0404 04       		.byte	0x4
 689 0405 1D       		.byte	0x1d
 690 0406 0A040000 		.4byte	0x40a
 691 040a 05       		.uleb128 0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 48


 692 040b 01       		.byte	0x1
 693 040c 08       		.byte	0x8
 694 040d DE140000 		.4byte	.LASF162
 695 0411 06       		.uleb128 0x6
 696 0412 0B0D0000 		.4byte	.LASF163
 697 0416 04       		.byte	0x4
 698 0417 29       		.byte	0x29
 699 0418 E6030000 		.4byte	0x3e6
 700 041c 06       		.uleb128 0x6
 701 041d 03070000 		.4byte	.LASF164
 702 0421 04       		.byte	0x4
 703 0422 2B       		.byte	0x2b
 704 0423 27040000 		.4byte	0x427
 705 0427 05       		.uleb128 0x5
 706 0428 02       		.byte	0x2
 707 0429 07       		.byte	0x7
 708 042a 600F0000 		.4byte	.LASF165
 709 042e 06       		.uleb128 0x6
 710 042f C9010000 		.4byte	.LASF166
 711 0433 04       		.byte	0x4
 712 0434 3F       		.byte	0x3f
 713 0435 39040000 		.4byte	0x439
 714 0439 05       		.uleb128 0x5
 715 043a 04       		.byte	0x4
 716 043b 05       		.byte	0x5
 717 043c F3100000 		.4byte	.LASF167
 718 0440 06       		.uleb128 0x6
 719 0441 EC140000 		.4byte	.LASF168
 720 0445 04       		.byte	0x4
 721 0446 41       		.byte	0x41
 722 0447 4B040000 		.4byte	0x44b
 723 044b 05       		.uleb128 0x5
 724 044c 04       		.byte	0x4
 725 044d 07       		.byte	0x7
 726 044e A7130000 		.4byte	.LASF169
 727 0452 05       		.uleb128 0x5
 728 0453 08       		.byte	0x8
 729 0454 05       		.byte	0x5
 730 0455 180C0000 		.4byte	.LASF170
 731 0459 05       		.uleb128 0x5
 732 045a 08       		.byte	0x8
 733 045b 07       		.byte	0x7
 734 045c 64060000 		.4byte	.LASF171
 735 0460 07       		.uleb128 0x7
 736 0461 04       		.byte	0x4
 737 0462 05       		.byte	0x5
 738 0463 696E7400 		.ascii	"int\000"
 739 0467 05       		.uleb128 0x5
 740 0468 04       		.byte	0x4
 741 0469 07       		.byte	0x7
 742 046a 61010000 		.4byte	.LASF172
 743 046e 06       		.uleb128 0x6
 744 046f 700B0000 		.4byte	.LASF173
 745 0473 05       		.byte	0x5
 746 0474 18       		.byte	0x18
 747 0475 FF030000 		.4byte	0x3ff
 748 0479 06       		.uleb128 0x6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 49


 749 047a 50040000 		.4byte	.LASF174
 750 047e 05       		.byte	0x5
 751 047f 20       		.byte	0x20
 752 0480 11040000 		.4byte	0x411
 753 0484 06       		.uleb128 0x6
 754 0485 7F0F0000 		.4byte	.LASF175
 755 0489 05       		.byte	0x5
 756 048a 24       		.byte	0x24
 757 048b 1C040000 		.4byte	0x41c
 758 048f 06       		.uleb128 0x6
 759 0490 FB130000 		.4byte	.LASF176
 760 0494 05       		.byte	0x5
 761 0495 2C       		.byte	0x2c
 762 0496 2E040000 		.4byte	0x42e
 763 049a 06       		.uleb128 0x6
 764 049b F5040000 		.4byte	.LASF177
 765 049f 05       		.byte	0x5
 766 04a0 30       		.byte	0x30
 767 04a1 40040000 		.4byte	0x440
 768 04a5 08       		.uleb128 0x8
 769 04a6 040E     		.2byte	0xe04
 770 04a8 02       		.byte	0x2
 771 04a9 9601     		.2byte	0x196
 772 04ab 61050000 		.4byte	0x561
 773 04af 09       		.uleb128 0x9
 774 04b0 7D050000 		.4byte	.LASF178
 775 04b4 02       		.byte	0x2
 776 04b5 9801     		.2byte	0x198
 777 04b7 7D050000 		.4byte	0x57d
 778 04bb 00       		.byte	0
 779 04bc 09       		.uleb128 0x9
 780 04bd 7D100000 		.4byte	.LASF179
 781 04c1 02       		.byte	0x2
 782 04c2 9901     		.2byte	0x199
 783 04c4 82050000 		.4byte	0x582
 784 04c8 20       		.byte	0x20
 785 04c9 09       		.uleb128 0x9
 786 04ca 8B150000 		.4byte	.LASF180
 787 04ce 02       		.byte	0x2
 788 04cf 9A01     		.2byte	0x19a
 789 04d1 92050000 		.4byte	0x592
 790 04d5 80       		.byte	0x80
 791 04d6 09       		.uleb128 0x9
 792 04d7 DD050000 		.4byte	.LASF181
 793 04db 02       		.byte	0x2
 794 04dc 9B01     		.2byte	0x19b
 795 04de 82050000 		.4byte	0x582
 796 04e2 A0       		.byte	0xa0
 797 04e3 0A       		.uleb128 0xa
 798 04e4 E9160000 		.4byte	.LASF182
 799 04e8 02       		.byte	0x2
 800 04e9 9C01     		.2byte	0x19c
 801 04eb 97050000 		.4byte	0x597
 802 04ef 0001     		.2byte	0x100
 803 04f1 0A       		.uleb128 0xa
 804 04f2 99100000 		.4byte	.LASF183
 805 04f6 02       		.byte	0x2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 50


 806 04f7 9D01     		.2byte	0x19d
 807 04f9 82050000 		.4byte	0x582
 808 04fd 2001     		.2byte	0x120
 809 04ff 0A       		.uleb128 0xa
 810 0500 A10E0000 		.4byte	.LASF184
 811 0504 02       		.byte	0x2
 812 0505 9E01     		.2byte	0x19e
 813 0507 9C050000 		.4byte	0x59c
 814 050b 8001     		.2byte	0x180
 815 050d 0A       		.uleb128 0xa
 816 050e A3100000 		.4byte	.LASF185
 817 0512 02       		.byte	0x2
 818 0513 9F01     		.2byte	0x19f
 819 0515 82050000 		.4byte	0x582
 820 0519 A001     		.2byte	0x1a0
 821 051b 0A       		.uleb128 0xa
 822 051c 90150000 		.4byte	.LASF186
 823 0520 02       		.byte	0x2
 824 0521 A001     		.2byte	0x1a0
 825 0523 A1050000 		.4byte	0x5a1
 826 0527 0002     		.2byte	0x200
 827 0529 0A       		.uleb128 0xa
 828 052a AD100000 		.4byte	.LASF187
 829 052e 02       		.byte	0x2
 830 052f A101     		.2byte	0x1a1
 831 0531 A6050000 		.4byte	0x5a6
 832 0535 2002     		.2byte	0x220
 833 0537 0B       		.uleb128 0xb
 834 0538 495000   		.ascii	"IP\000"
 835 053b 02       		.byte	0x2
 836 053c A201     		.2byte	0x1a2
 837 053e CB050000 		.4byte	0x5cb
 838 0542 0003     		.2byte	0x300
 839 0544 0A       		.uleb128 0xa
 840 0545 B7100000 		.4byte	.LASF188
 841 0549 02       		.byte	0x2
 842 054a A301     		.2byte	0x1a3
 843 054c D0050000 		.4byte	0x5d0
 844 0550 F003     		.2byte	0x3f0
 845 0552 0A       		.uleb128 0xa
 846 0553 EF0F0000 		.4byte	.LASF189
 847 0557 02       		.byte	0x2
 848 0558 A401     		.2byte	0x1a4
 849 055a 78050000 		.4byte	0x578
 850 055e 000E     		.2byte	0xe00
 851 0560 00       		.byte	0
 852 0561 0C       		.uleb128 0xc
 853 0562 78050000 		.4byte	0x578
 854 0566 71050000 		.4byte	0x571
 855 056a 0D       		.uleb128 0xd
 856 056b 71050000 		.4byte	0x571
 857 056f 07       		.byte	0x7
 858 0570 00       		.byte	0
 859 0571 05       		.uleb128 0x5
 860 0572 04       		.byte	0x4
 861 0573 07       		.byte	0x7
 862 0574 5F100000 		.4byte	.LASF190
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 51


 863 0578 0E       		.uleb128 0xe
 864 0579 9A040000 		.4byte	0x49a
 865 057d 0E       		.uleb128 0xe
 866 057e 61050000 		.4byte	0x561
 867 0582 0C       		.uleb128 0xc
 868 0583 9A040000 		.4byte	0x49a
 869 0587 92050000 		.4byte	0x592
 870 058b 0D       		.uleb128 0xd
 871 058c 71050000 		.4byte	0x571
 872 0590 17       		.byte	0x17
 873 0591 00       		.byte	0
 874 0592 0E       		.uleb128 0xe
 875 0593 61050000 		.4byte	0x561
 876 0597 0E       		.uleb128 0xe
 877 0598 61050000 		.4byte	0x561
 878 059c 0E       		.uleb128 0xe
 879 059d 61050000 		.4byte	0x561
 880 05a1 0E       		.uleb128 0xe
 881 05a2 61050000 		.4byte	0x561
 882 05a6 0C       		.uleb128 0xc
 883 05a7 9A040000 		.4byte	0x49a
 884 05ab B6050000 		.4byte	0x5b6
 885 05af 0D       		.uleb128 0xd
 886 05b0 71050000 		.4byte	0x571
 887 05b4 37       		.byte	0x37
 888 05b5 00       		.byte	0
 889 05b6 0C       		.uleb128 0xc
 890 05b7 C6050000 		.4byte	0x5c6
 891 05bb C6050000 		.4byte	0x5c6
 892 05bf 0D       		.uleb128 0xd
 893 05c0 71050000 		.4byte	0x571
 894 05c4 EF       		.byte	0xef
 895 05c5 00       		.byte	0
 896 05c6 0E       		.uleb128 0xe
 897 05c7 6E040000 		.4byte	0x46e
 898 05cb 0E       		.uleb128 0xe
 899 05cc B6050000 		.4byte	0x5b6
 900 05d0 0C       		.uleb128 0xc
 901 05d1 9A040000 		.4byte	0x49a
 902 05d5 E1050000 		.4byte	0x5e1
 903 05d9 0F       		.uleb128 0xf
 904 05da 71050000 		.4byte	0x571
 905 05de 8302     		.2byte	0x283
 906 05e0 00       		.byte	0
 907 05e1 10       		.uleb128 0x10
 908 05e2 90120000 		.4byte	.LASF191
 909 05e6 02       		.byte	0x2
 910 05e7 A501     		.2byte	0x1a5
 911 05e9 A5040000 		.4byte	0x4a5
 912 05ed 05       		.uleb128 0x5
 913 05ee 08       		.byte	0x8
 914 05ef 04       		.byte	0x4
 915 05f0 730F0000 		.4byte	.LASF192
 916 05f4 11       		.uleb128 0x11
 917 05f5 B8       		.byte	0xb8
 918 05f6 06       		.byte	0x6
 919 05f7 34       		.byte	0x34
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 52


 920 05f8 050A0000 		.4byte	0xa05
 921 05fc 12       		.uleb128 0x12
 922 05fd FB010000 		.4byte	.LASF193
 923 0601 06       		.byte	0x6
 924 0602 37       		.byte	0x37
 925 0603 9A040000 		.4byte	0x49a
 926 0607 00       		.byte	0
 927 0608 12       		.uleb128 0x12
 928 0609 E6050000 		.4byte	.LASF194
 929 060d 06       		.byte	0x6
 930 060e 38       		.byte	0x38
 931 060f 9A040000 		.4byte	0x49a
 932 0613 04       		.byte	0x4
 933 0614 12       		.uleb128 0x12
 934 0615 0B010000 		.4byte	.LASF195
 935 0619 06       		.byte	0x6
 936 061a 39       		.byte	0x39
 937 061b 9A040000 		.4byte	0x49a
 938 061f 08       		.byte	0x8
 939 0620 12       		.uleb128 0x12
 940 0621 43140000 		.4byte	.LASF196
 941 0625 06       		.byte	0x6
 942 0626 3A       		.byte	0x3a
 943 0627 9A040000 		.4byte	0x49a
 944 062b 0C       		.byte	0xc
 945 062c 12       		.uleb128 0x12
 946 062d 9A110000 		.4byte	.LASF197
 947 0631 06       		.byte	0x6
 948 0632 3B       		.byte	0x3b
 949 0633 9A040000 		.4byte	0x49a
 950 0637 10       		.byte	0x10
 951 0638 12       		.uleb128 0x12
 952 0639 210D0000 		.4byte	.LASF198
 953 063d 06       		.byte	0x6
 954 063e 3C       		.byte	0x3c
 955 063f 9A040000 		.4byte	0x49a
 956 0643 14       		.byte	0x14
 957 0644 12       		.uleb128 0x12
 958 0645 AC080000 		.4byte	.LASF199
 959 0649 06       		.byte	0x6
 960 064a 3D       		.byte	0x3d
 961 064b 9A040000 		.4byte	0x49a
 962 064f 18       		.byte	0x18
 963 0650 12       		.uleb128 0x12
 964 0651 25170000 		.4byte	.LASF200
 965 0655 06       		.byte	0x6
 966 0656 3E       		.byte	0x3e
 967 0657 9A040000 		.4byte	0x49a
 968 065b 1C       		.byte	0x1c
 969 065c 12       		.uleb128 0x12
 970 065d 260C0000 		.4byte	.LASF201
 971 0661 06       		.byte	0x6
 972 0662 3F       		.byte	0x3f
 973 0663 9A040000 		.4byte	0x49a
 974 0667 20       		.byte	0x20
 975 0668 12       		.uleb128 0x12
 976 0669 3D0C0000 		.4byte	.LASF202
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 53


 977 066d 06       		.byte	0x6
 978 066e 40       		.byte	0x40
 979 066f 9A040000 		.4byte	0x49a
 980 0673 24       		.byte	0x24
 981 0674 12       		.uleb128 0x12
 982 0675 19110000 		.4byte	.LASF203
 983 0679 06       		.byte	0x6
 984 067a 43       		.byte	0x43
 985 067b 6E040000 		.4byte	0x46e
 986 067f 28       		.byte	0x28
 987 0680 12       		.uleb128 0x12
 988 0681 A8050000 		.4byte	.LASF204
 989 0685 06       		.byte	0x6
 990 0686 44       		.byte	0x44
 991 0687 6E040000 		.4byte	0x46e
 992 068b 29       		.byte	0x29
 993 068c 12       		.uleb128 0x12
 994 068d 08100000 		.4byte	.LASF205
 995 0691 06       		.byte	0x6
 996 0692 45       		.byte	0x45
 997 0693 6E040000 		.4byte	0x46e
 998 0697 2A       		.byte	0x2a
 999 0698 12       		.uleb128 0x12
 1000 0699 7A110000 		.4byte	.LASF206
 1001 069d 06       		.byte	0x6
 1002 069e 46       		.byte	0x46
 1003 069f 6E040000 		.4byte	0x46e
 1004 06a3 2B       		.byte	0x2b
 1005 06a4 12       		.uleb128 0x12
 1006 06a5 33110000 		.4byte	.LASF207
 1007 06a9 06       		.byte	0x6
 1008 06aa 47       		.byte	0x47
 1009 06ab 6E040000 		.4byte	0x46e
 1010 06af 2C       		.byte	0x2c
 1011 06b0 12       		.uleb128 0x12
 1012 06b1 70130000 		.4byte	.LASF208
 1013 06b5 06       		.byte	0x6
 1014 06b6 48       		.byte	0x48
 1015 06b7 6E040000 		.4byte	0x46e
 1016 06bb 2D       		.byte	0x2d
 1017 06bc 12       		.uleb128 0x12
 1018 06bd FB170000 		.4byte	.LASF209
 1019 06c1 06       		.byte	0x6
 1020 06c2 49       		.byte	0x49
 1021 06c3 6E040000 		.4byte	0x46e
 1022 06c7 2E       		.byte	0x2e
 1023 06c8 12       		.uleb128 0x12
 1024 06c9 EE160000 		.4byte	.LASF210
 1025 06cd 06       		.byte	0x6
 1026 06ce 4A       		.byte	0x4a
 1027 06cf 6E040000 		.4byte	0x46e
 1028 06d3 2F       		.byte	0x2f
 1029 06d4 12       		.uleb128 0x12
 1030 06d5 44040000 		.4byte	.LASF211
 1031 06d9 06       		.byte	0x6
 1032 06da 4B       		.byte	0x4b
 1033 06db 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 54


 1034 06df 30       		.byte	0x30
 1035 06e0 12       		.uleb128 0x12
 1036 06e1 E30D0000 		.4byte	.LASF212
 1037 06e5 06       		.byte	0x6
 1038 06e6 4E       		.byte	0x4e
 1039 06e7 6E040000 		.4byte	0x46e
 1040 06eb 31       		.byte	0x31
 1041 06ec 12       		.uleb128 0x12
 1042 06ed 72160000 		.4byte	.LASF213
 1043 06f1 06       		.byte	0x6
 1044 06f2 4F       		.byte	0x4f
 1045 06f3 6E040000 		.4byte	0x46e
 1046 06f7 32       		.byte	0x32
 1047 06f8 12       		.uleb128 0x12
 1048 06f9 750D0000 		.4byte	.LASF214
 1049 06fd 06       		.byte	0x6
 1050 06fe 50       		.byte	0x50
 1051 06ff 6E040000 		.4byte	0x46e
 1052 0703 33       		.byte	0x33
 1053 0704 12       		.uleb128 0x12
 1054 0705 140A0000 		.4byte	.LASF215
 1055 0709 06       		.byte	0x6
 1056 070a 51       		.byte	0x51
 1057 070b 6E040000 		.4byte	0x46e
 1058 070f 34       		.byte	0x34
 1059 0710 12       		.uleb128 0x12
 1060 0711 C1060000 		.4byte	.LASF216
 1061 0715 06       		.byte	0x6
 1062 0716 52       		.byte	0x52
 1063 0717 79040000 		.4byte	0x479
 1064 071b 36       		.byte	0x36
 1065 071c 12       		.uleb128 0x12
 1066 071d 0A020000 		.4byte	.LASF217
 1067 0721 06       		.byte	0x6
 1068 0722 53       		.byte	0x53
 1069 0723 79040000 		.4byte	0x479
 1070 0727 38       		.byte	0x38
 1071 0728 12       		.uleb128 0x12
 1072 0729 4D020000 		.4byte	.LASF218
 1073 072d 06       		.byte	0x6
 1074 072e 54       		.byte	0x54
 1075 072f 79040000 		.4byte	0x479
 1076 0733 3A       		.byte	0x3a
 1077 0734 12       		.uleb128 0x12
 1078 0735 EC010000 		.4byte	.LASF219
 1079 0739 06       		.byte	0x6
 1080 073a 55       		.byte	0x55
 1081 073b 6E040000 		.4byte	0x46e
 1082 073f 3C       		.byte	0x3c
 1083 0740 12       		.uleb128 0x12
 1084 0741 E6070000 		.4byte	.LASF220
 1085 0745 06       		.byte	0x6
 1086 0746 56       		.byte	0x56
 1087 0747 6E040000 		.4byte	0x46e
 1088 074b 3D       		.byte	0x3d
 1089 074c 12       		.uleb128 0x12
 1090 074d 6F080000 		.4byte	.LASF221
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 55


 1091 0751 06       		.byte	0x6
 1092 0752 57       		.byte	0x57
 1093 0753 6E040000 		.4byte	0x46e
 1094 0757 3E       		.byte	0x3e
 1095 0758 12       		.uleb128 0x12
 1096 0759 150D0000 		.4byte	.LASF222
 1097 075d 06       		.byte	0x6
 1098 075e 58       		.byte	0x58
 1099 075f 6E040000 		.4byte	0x46e
 1100 0763 3F       		.byte	0x3f
 1101 0764 12       		.uleb128 0x12
 1102 0765 8B010000 		.4byte	.LASF223
 1103 0769 06       		.byte	0x6
 1104 076a 59       		.byte	0x59
 1105 076b 6E040000 		.4byte	0x46e
 1106 076f 40       		.byte	0x40
 1107 0770 12       		.uleb128 0x12
 1108 0771 D3120000 		.4byte	.LASF224
 1109 0775 06       		.byte	0x6
 1110 0776 5A       		.byte	0x5a
 1111 0777 6E040000 		.4byte	0x46e
 1112 077b 41       		.byte	0x41
 1113 077c 12       		.uleb128 0x12
 1114 077d 01160000 		.4byte	.LASF225
 1115 0781 06       		.byte	0x6
 1116 0782 5B       		.byte	0x5b
 1117 0783 6E040000 		.4byte	0x46e
 1118 0787 42       		.byte	0x42
 1119 0788 12       		.uleb128 0x12
 1120 0789 83090000 		.4byte	.LASF226
 1121 078d 06       		.byte	0x6
 1122 078e 5C       		.byte	0x5c
 1123 078f 6E040000 		.4byte	0x46e
 1124 0793 43       		.byte	0x43
 1125 0794 12       		.uleb128 0x12
 1126 0795 BC0A0000 		.4byte	.LASF227
 1127 0799 06       		.byte	0x6
 1128 079a 5D       		.byte	0x5d
 1129 079b 6E040000 		.4byte	0x46e
 1130 079f 44       		.byte	0x44
 1131 07a0 12       		.uleb128 0x12
 1132 07a1 88110000 		.4byte	.LASF228
 1133 07a5 06       		.byte	0x6
 1134 07a6 5E       		.byte	0x5e
 1135 07a7 9A040000 		.4byte	0x49a
 1136 07ab 48       		.byte	0x48
 1137 07ac 12       		.uleb128 0x12
 1138 07ad 26030000 		.4byte	.LASF229
 1139 07b1 06       		.byte	0x6
 1140 07b2 5F       		.byte	0x5f
 1141 07b3 9A040000 		.4byte	0x49a
 1142 07b7 4C       		.byte	0x4c
 1143 07b8 12       		.uleb128 0x12
 1144 07b9 DF150000 		.4byte	.LASF230
 1145 07bd 06       		.byte	0x6
 1146 07be 60       		.byte	0x60
 1147 07bf 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 56


 1148 07c3 50       		.byte	0x50
 1149 07c4 12       		.uleb128 0x12
 1150 07c5 3E080000 		.4byte	.LASF231
 1151 07c9 06       		.byte	0x6
 1152 07ca 61       		.byte	0x61
 1153 07cb 6E040000 		.4byte	0x46e
 1154 07cf 51       		.byte	0x51
 1155 07d0 12       		.uleb128 0x12
 1156 07d1 54060000 		.4byte	.LASF232
 1157 07d5 06       		.byte	0x6
 1158 07d6 62       		.byte	0x62
 1159 07d7 6E040000 		.4byte	0x46e
 1160 07db 52       		.byte	0x52
 1161 07dc 12       		.uleb128 0x12
 1162 07dd B6050000 		.4byte	.LASF233
 1163 07e1 06       		.byte	0x6
 1164 07e2 63       		.byte	0x63
 1165 07e3 6E040000 		.4byte	0x46e
 1166 07e7 53       		.byte	0x53
 1167 07e8 12       		.uleb128 0x12
 1168 07e9 42150000 		.4byte	.LASF234
 1169 07ed 06       		.byte	0x6
 1170 07ee 64       		.byte	0x64
 1171 07ef 6E040000 		.4byte	0x46e
 1172 07f3 54       		.byte	0x54
 1173 07f4 12       		.uleb128 0x12
 1174 07f5 7D080000 		.4byte	.LASF235
 1175 07f9 06       		.byte	0x6
 1176 07fa 65       		.byte	0x65
 1177 07fb 6E040000 		.4byte	0x46e
 1178 07ff 55       		.byte	0x55
 1179 0800 12       		.uleb128 0x12
 1180 0801 00000000 		.4byte	.LASF236
 1181 0805 06       		.byte	0x6
 1182 0806 66       		.byte	0x66
 1183 0807 6E040000 		.4byte	0x46e
 1184 080b 56       		.byte	0x56
 1185 080c 12       		.uleb128 0x12
 1186 080d 2E170000 		.4byte	.LASF237
 1187 0811 06       		.byte	0x6
 1188 0812 67       		.byte	0x67
 1189 0813 6E040000 		.4byte	0x46e
 1190 0817 57       		.byte	0x57
 1191 0818 12       		.uleb128 0x12
 1192 0819 C8070000 		.4byte	.LASF238
 1193 081d 06       		.byte	0x6
 1194 081e 68       		.byte	0x68
 1195 081f 6E040000 		.4byte	0x46e
 1196 0823 58       		.byte	0x58
 1197 0824 12       		.uleb128 0x12
 1198 0825 7B170000 		.4byte	.LASF239
 1199 0829 06       		.byte	0x6
 1200 082a 69       		.byte	0x69
 1201 082b 6E040000 		.4byte	0x46e
 1202 082f 59       		.byte	0x59
 1203 0830 12       		.uleb128 0x12
 1204 0831 80150000 		.4byte	.LASF240
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 57


 1205 0835 06       		.byte	0x6
 1206 0836 6E       		.byte	0x6e
 1207 0837 84040000 		.4byte	0x484
 1208 083b 5A       		.byte	0x5a
 1209 083c 12       		.uleb128 0x12
 1210 083d 45010000 		.4byte	.LASF241
 1211 0841 06       		.byte	0x6
 1212 0842 6F       		.byte	0x6f
 1213 0843 84040000 		.4byte	0x484
 1214 0847 5C       		.byte	0x5c
 1215 0848 12       		.uleb128 0x12
 1216 0849 2E0C0000 		.4byte	.LASF242
 1217 084d 06       		.byte	0x6
 1218 084e 70       		.byte	0x70
 1219 084f 6E040000 		.4byte	0x46e
 1220 0853 5E       		.byte	0x5e
 1221 0854 12       		.uleb128 0x12
 1222 0855 80160000 		.4byte	.LASF243
 1223 0859 06       		.byte	0x6
 1224 085a 71       		.byte	0x71
 1225 085b 6E040000 		.4byte	0x46e
 1226 085f 5F       		.byte	0x5f
 1227 0860 12       		.uleb128 0x12
 1228 0861 8E090000 		.4byte	.LASF244
 1229 0865 06       		.byte	0x6
 1230 0866 72       		.byte	0x72
 1231 0867 6E040000 		.4byte	0x46e
 1232 086b 60       		.byte	0x60
 1233 086c 12       		.uleb128 0x12
 1234 086d 480B0000 		.4byte	.LASF245
 1235 0871 06       		.byte	0x6
 1236 0872 73       		.byte	0x73
 1237 0873 9A040000 		.4byte	0x49a
 1238 0877 64       		.byte	0x64
 1239 0878 12       		.uleb128 0x12
 1240 0879 50080000 		.4byte	.LASF246
 1241 087d 06       		.byte	0x6
 1242 087e 76       		.byte	0x76
 1243 087f 84040000 		.4byte	0x484
 1244 0883 68       		.byte	0x68
 1245 0884 12       		.uleb128 0x12
 1246 0885 8D0F0000 		.4byte	.LASF247
 1247 0889 06       		.byte	0x6
 1248 088a 77       		.byte	0x77
 1249 088b 84040000 		.4byte	0x484
 1250 088f 6A       		.byte	0x6a
 1251 0890 12       		.uleb128 0x12
 1252 0891 500D0000 		.4byte	.LASF248
 1253 0895 06       		.byte	0x6
 1254 0896 78       		.byte	0x78
 1255 0897 84040000 		.4byte	0x484
 1256 089b 6C       		.byte	0x6c
 1257 089c 12       		.uleb128 0x12
 1258 089d 42030000 		.4byte	.LASF249
 1259 08a1 06       		.byte	0x6
 1260 08a2 79       		.byte	0x79
 1261 08a3 84040000 		.4byte	0x484
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 58


 1262 08a7 6E       		.byte	0x6e
 1263 08a8 12       		.uleb128 0x12
 1264 08a9 930B0000 		.4byte	.LASF250
 1265 08ad 06       		.byte	0x6
 1266 08ae 7B       		.byte	0x7b
 1267 08af 6E040000 		.4byte	0x46e
 1268 08b3 70       		.byte	0x70
 1269 08b4 12       		.uleb128 0x12
 1270 08b5 58040000 		.4byte	.LASF251
 1271 08b9 06       		.byte	0x6
 1272 08ba 7C       		.byte	0x7c
 1273 08bb 6E040000 		.4byte	0x46e
 1274 08bf 71       		.byte	0x71
 1275 08c0 12       		.uleb128 0x12
 1276 08c1 10030000 		.4byte	.LASF252
 1277 08c5 06       		.byte	0x6
 1278 08c6 7D       		.byte	0x7d
 1279 08c7 6E040000 		.4byte	0x46e
 1280 08cb 72       		.byte	0x72
 1281 08cc 12       		.uleb128 0x12
 1282 08cd 98010000 		.4byte	.LASF253
 1283 08d1 06       		.byte	0x6
 1284 08d2 7E       		.byte	0x7e
 1285 08d3 6E040000 		.4byte	0x46e
 1286 08d7 73       		.byte	0x73
 1287 08d8 12       		.uleb128 0x12
 1288 08d9 87100000 		.4byte	.LASF254
 1289 08dd 06       		.byte	0x6
 1290 08de 80       		.byte	0x80
 1291 08df 84040000 		.4byte	0x484
 1292 08e3 74       		.byte	0x74
 1293 08e4 12       		.uleb128 0x12
 1294 08e5 160F0000 		.4byte	.LASF255
 1295 08e9 06       		.byte	0x6
 1296 08ea 81       		.byte	0x81
 1297 08eb 84040000 		.4byte	0x484
 1298 08ef 76       		.byte	0x76
 1299 08f0 12       		.uleb128 0x12
 1300 08f1 7A0A0000 		.4byte	.LASF256
 1301 08f5 06       		.byte	0x6
 1302 08f6 82       		.byte	0x82
 1303 08f7 84040000 		.4byte	0x484
 1304 08fb 78       		.byte	0x78
 1305 08fc 12       		.uleb128 0x12
 1306 08fd 7B060000 		.4byte	.LASF257
 1307 0901 06       		.byte	0x6
 1308 0902 83       		.byte	0x83
 1309 0903 84040000 		.4byte	0x484
 1310 0907 7A       		.byte	0x7a
 1311 0908 12       		.uleb128 0x12
 1312 0909 C30B0000 		.4byte	.LASF258
 1313 090d 06       		.byte	0x6
 1314 090e 86       		.byte	0x86
 1315 090f 6E040000 		.4byte	0x46e
 1316 0913 7C       		.byte	0x7c
 1317 0914 12       		.uleb128 0x12
 1318 0915 F0150000 		.4byte	.LASF259
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 59


 1319 0919 06       		.byte	0x6
 1320 091a 87       		.byte	0x87
 1321 091b 6E040000 		.4byte	0x46e
 1322 091f 7D       		.byte	0x7d
 1323 0920 12       		.uleb128 0x12
 1324 0921 0D060000 		.4byte	.LASF260
 1325 0925 06       		.byte	0x6
 1326 0926 88       		.byte	0x88
 1327 0927 6E040000 		.4byte	0x46e
 1328 092b 7E       		.byte	0x7e
 1329 092c 12       		.uleb128 0x12
 1330 092d 69050000 		.4byte	.LASF261
 1331 0931 06       		.byte	0x6
 1332 0932 89       		.byte	0x89
 1333 0933 6E040000 		.4byte	0x46e
 1334 0937 7F       		.byte	0x7f
 1335 0938 12       		.uleb128 0x12
 1336 0939 90060000 		.4byte	.LASF262
 1337 093d 06       		.byte	0x6
 1338 093e 8A       		.byte	0x8a
 1339 093f 6E040000 		.4byte	0x46e
 1340 0943 80       		.byte	0x80
 1341 0944 12       		.uleb128 0x12
 1342 0945 69000000 		.4byte	.LASF263
 1343 0949 06       		.byte	0x6
 1344 094a 8D       		.byte	0x8d
 1345 094b 9A040000 		.4byte	0x49a
 1346 094f 84       		.byte	0x84
 1347 0950 12       		.uleb128 0x12
 1348 0951 390D0000 		.4byte	.LASF264
 1349 0955 06       		.byte	0x6
 1350 0956 8E       		.byte	0x8e
 1351 0957 9A040000 		.4byte	0x49a
 1352 095b 88       		.byte	0x88
 1353 095c 12       		.uleb128 0x12
 1354 095d EE0D0000 		.4byte	.LASF265
 1355 0961 06       		.byte	0x6
 1356 0962 8F       		.byte	0x8f
 1357 0963 9A040000 		.4byte	0x49a
 1358 0967 8C       		.byte	0x8c
 1359 0968 12       		.uleb128 0x12
 1360 0969 4B140000 		.4byte	.LASF266
 1361 096d 06       		.byte	0x6
 1362 096e 90       		.byte	0x90
 1363 096f 9A040000 		.4byte	0x49a
 1364 0973 90       		.byte	0x90
 1365 0974 12       		.uleb128 0x12
 1366 0975 52120000 		.4byte	.LASF267
 1367 0979 06       		.byte	0x6
 1368 097a 91       		.byte	0x91
 1369 097b 9A040000 		.4byte	0x49a
 1370 097f 94       		.byte	0x94
 1371 0980 12       		.uleb128 0x12
 1372 0981 6D040000 		.4byte	.LASF268
 1373 0985 06       		.byte	0x6
 1374 0986 92       		.byte	0x92
 1375 0987 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 60


 1376 098b 98       		.byte	0x98
 1377 098c 12       		.uleb128 0x12
 1378 098d 36130000 		.4byte	.LASF269
 1379 0991 06       		.byte	0x6
 1380 0992 93       		.byte	0x93
 1381 0993 9A040000 		.4byte	0x49a
 1382 0997 9C       		.byte	0x9c
 1383 0998 12       		.uleb128 0x12
 1384 0999 6D090000 		.4byte	.LASF270
 1385 099d 06       		.byte	0x6
 1386 099e 94       		.byte	0x94
 1387 099f 9A040000 		.4byte	0x49a
 1388 09a3 A0       		.byte	0xa0
 1389 09a4 12       		.uleb128 0x12
 1390 09a5 30010000 		.4byte	.LASF271
 1391 09a9 06       		.byte	0x6
 1392 09aa 95       		.byte	0x95
 1393 09ab 84040000 		.4byte	0x484
 1394 09af A4       		.byte	0xa4
 1395 09b0 12       		.uleb128 0x12
 1396 09b1 68100000 		.4byte	.LASF272
 1397 09b5 06       		.byte	0x6
 1398 09b6 96       		.byte	0x96
 1399 09b7 84040000 		.4byte	0x484
 1400 09bb A6       		.byte	0xa6
 1401 09bc 12       		.uleb128 0x12
 1402 09bd D3130000 		.4byte	.LASF273
 1403 09c1 06       		.byte	0x6
 1404 09c2 97       		.byte	0x97
 1405 09c3 84040000 		.4byte	0x484
 1406 09c7 A8       		.byte	0xa8
 1407 09c8 12       		.uleb128 0x12
 1408 09c9 0A0C0000 		.4byte	.LASF274
 1409 09cd 06       		.byte	0x6
 1410 09ce 98       		.byte	0x98
 1411 09cf 84040000 		.4byte	0x484
 1412 09d3 AA       		.byte	0xaa
 1413 09d4 12       		.uleb128 0x12
 1414 09d5 34030000 		.4byte	.LASF275
 1415 09d9 06       		.byte	0x6
 1416 09da 99       		.byte	0x99
 1417 09db 84040000 		.4byte	0x484
 1418 09df AC       		.byte	0xac
 1419 09e0 12       		.uleb128 0x12
 1420 09e1 770E0000 		.4byte	.LASF276
 1421 09e5 06       		.byte	0x6
 1422 09e6 9A       		.byte	0x9a
 1423 09e7 84040000 		.4byte	0x484
 1424 09eb AE       		.byte	0xae
 1425 09ec 12       		.uleb128 0x12
 1426 09ed 99130000 		.4byte	.LASF277
 1427 09f1 06       		.byte	0x6
 1428 09f2 9D       		.byte	0x9d
 1429 09f3 84040000 		.4byte	0x484
 1430 09f7 B0       		.byte	0xb0
 1431 09f8 12       		.uleb128 0x12
 1432 09f9 F7140000 		.4byte	.LASF278
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 61


 1433 09fd 06       		.byte	0x6
 1434 09fe 9E       		.byte	0x9e
 1435 09ff 9A040000 		.4byte	0x49a
 1436 0a03 B4       		.byte	0xb4
 1437 0a04 00       		.byte	0
 1438 0a05 06       		.uleb128 0x6
 1439 0a06 03140000 		.4byte	.LASF279
 1440 0a0a 06       		.byte	0x6
 1441 0a0b 9F       		.byte	0x9f
 1442 0a0c F4050000 		.4byte	0x5f4
 1443 0a10 05       		.uleb128 0x5
 1444 0a11 01       		.byte	0x1
 1445 0a12 08       		.byte	0x8
 1446 0a13 9C000000 		.4byte	.LASF280
 1447 0a17 05       		.uleb128 0x5
 1448 0a18 04       		.byte	0x4
 1449 0a19 04       		.byte	0x4
 1450 0a1a A2050000 		.4byte	.LASF281
 1451 0a1e 05       		.uleb128 0x5
 1452 0a1f 08       		.byte	0x8
 1453 0a20 04       		.byte	0x4
 1454 0a21 1E170000 		.4byte	.LASF282
 1455 0a25 10       		.uleb128 0x10
 1456 0a26 18170000 		.4byte	.LASF283
 1457 0a2a 07       		.byte	0x7
 1458 0a2b EA03     		.2byte	0x3ea
 1459 0a2d 6E040000 		.4byte	0x46e
 1460 0a31 10       		.uleb128 0x10
 1461 0a32 05020000 		.4byte	.LASF284
 1462 0a36 07       		.byte	0x7
 1463 0a37 F603     		.2byte	0x3f6
 1464 0a39 C6050000 		.4byte	0x5c6
 1465 0a3d 11       		.uleb128 0x11
 1466 0a3e 02       		.byte	0x2
 1467 0a3f 08       		.byte	0x8
 1468 0a40 73       		.byte	0x73
 1469 0a41 5E0A0000 		.4byte	0xa5e
 1470 0a45 12       		.uleb128 0x12
 1471 0a46 D7090000 		.4byte	.LASF285
 1472 0a4a 08       		.byte	0x8
 1473 0a4b 75       		.byte	0x75
 1474 0a4c 250A0000 		.4byte	0xa25
 1475 0a50 00       		.byte	0
 1476 0a51 12       		.uleb128 0x12
 1477 0a52 59010000 		.4byte	.LASF286
 1478 0a56 08       		.byte	0x8
 1479 0a57 7E       		.byte	0x7e
 1480 0a58 250A0000 		.4byte	0xa25
 1481 0a5c 01       		.byte	0x1
 1482 0a5d 00       		.byte	0
 1483 0a5e 06       		.uleb128 0x6
 1484 0a5f DC0C0000 		.4byte	.LASF287
 1485 0a63 08       		.byte	0x8
 1486 0a64 86       		.byte	0x86
 1487 0a65 3D0A0000 		.4byte	0xa3d
 1488 0a69 13       		.uleb128 0x13
 1489 0a6a 60140000 		.4byte	.LASF300
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 62


 1490 0a6e 02       		.byte	0x2
 1491 0a6f 8D06     		.2byte	0x68d
 1492 0a71 03       		.byte	0x3
 1493 0a72 830A0000 		.4byte	0xa83
 1494 0a76 14       		.uleb128 0x14
 1495 0a77 880F0000 		.4byte	.LASF301
 1496 0a7b 02       		.byte	0x2
 1497 0a7c 8D06     		.2byte	0x68d
 1498 0a7e ED030000 		.4byte	0x3ed
 1499 0a82 00       		.byte	0
 1500 0a83 15       		.uleb128 0x15
 1501 0a84 60080000 		.4byte	.LASF288
 1502 0a88 01       		.byte	0x1
 1503 0a89 48       		.byte	0x48
 1504 0a8a 00000000 		.4byte	.LFB135
 1505 0a8e 18000000 		.4byte	.LFE135-.LFB135
 1506 0a92 01       		.uleb128 0x1
 1507 0a93 9C       		.byte	0x9c
 1508 0a94 16       		.uleb128 0x16
 1509 0a95 0E070000 		.4byte	.LASF290
 1510 0a99 01       		.byte	0x1
 1511 0a9a 97       		.byte	0x97
 1512 0a9b 00000000 		.4byte	.LFB136
 1513 0a9f 24000000 		.4byte	.LFE136-.LFB136
 1514 0aa3 01       		.uleb128 0x1
 1515 0aa4 9C       		.byte	0x9c
 1516 0aa5 BC0A0000 		.4byte	0xabc
 1517 0aa9 17       		.uleb128 0x17
 1518 0aaa 14000000 		.4byte	.LVL0
 1519 0aae 4C0B0000 		.4byte	0xb4c
 1520 0ab2 17       		.uleb128 0x17
 1521 0ab3 18000000 		.4byte	.LVL1
 1522 0ab7 830A0000 		.4byte	0xa83
 1523 0abb 00       		.byte	0
 1524 0abc 15       		.uleb128 0x15
 1525 0abd 6E150000 		.4byte	.LASF289
 1526 0ac1 01       		.byte	0x1
 1527 0ac2 D1       		.byte	0xd1
 1528 0ac3 00000000 		.4byte	.LFB137
 1529 0ac7 14000000 		.4byte	.LFE137-.LFB137
 1530 0acb 01       		.uleb128 0x1
 1531 0acc 9C       		.byte	0x9c
 1532 0acd 18       		.uleb128 0x18
 1533 0ace B8110000 		.4byte	.LASF291
 1534 0ad2 01       		.byte	0x1
 1535 0ad3 2C01     		.2byte	0x12c
 1536 0ad5 00000000 		.4byte	.LFB138
 1537 0ad9 24000000 		.4byte	.LFE138-.LFB138
 1538 0add 01       		.uleb128 0x1
 1539 0ade 9C       		.byte	0x9c
 1540 0adf 140B0000 		.4byte	0xb14
 1541 0ae3 19       		.uleb128 0x19
 1542 0ae4 690A0000 		.4byte	0xa69
 1543 0ae8 10000000 		.4byte	.LBB4
 1544 0aec 14000000 		.4byte	.LBE4-.LBB4
 1545 0af0 01       		.byte	0x1
 1546 0af1 3401     		.2byte	0x134
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 63


 1547 0af3 010B0000 		.4byte	0xb01
 1548 0af7 1A       		.uleb128 0x1a
 1549 0af8 760A0000 		.4byte	0xa76
 1550 0afc 00000000 		.4byte	.LLST0
 1551 0b00 00       		.byte	0
 1552 0b01 17       		.uleb128 0x17
 1553 0b02 06000000 		.4byte	.LVL2
 1554 0b06 BC0A0000 		.4byte	0xabc
 1555 0b0a 17       		.uleb128 0x17
 1556 0b0b 10000000 		.4byte	.LVL3
 1557 0b0f 570B0000 		.4byte	0xb57
 1558 0b13 00       		.byte	0
 1559 0b14 1B       		.uleb128 0x1b
 1560 0b15 26110000 		.4byte	.LASF292
 1561 0b19 02       		.byte	0x2
 1562 0b1a F907     		.2byte	0x7f9
 1563 0b1c 200B0000 		.4byte	0xb20
 1564 0b20 0E       		.uleb128 0xe
 1565 0b21 8F040000 		.4byte	0x48f
 1566 0b25 1C       		.uleb128 0x1c
 1567 0b26 48000000 		.4byte	.LASF293
 1568 0b2a 06       		.byte	0x6
 1569 0b2b A7       		.byte	0xa7
 1570 0b2c 300B0000 		.4byte	0xb30
 1571 0b30 1D       		.uleb128 0x1d
 1572 0b31 04       		.byte	0x4
 1573 0b32 360B0000 		.4byte	0xb36
 1574 0b36 1E       		.uleb128 0x1e
 1575 0b37 050A0000 		.4byte	0xa05
 1576 0b3b 1F       		.uleb128 0x1f
 1577 0b3c 4E010000 		.4byte	.LASF294
 1578 0b40 01       		.byte	0x1
 1579 0b41 11       		.byte	0x11
 1580 0b42 5E0A0000 		.4byte	0xa5e
 1581 0b46 05       		.uleb128 0x5
 1582 0b47 03       		.byte	0x3
 1583 0b48 00000000 		.4byte	I2C_backup
 1584 0b4c 20       		.uleb128 0x20
 1585 0b4d F40F0000 		.4byte	.LASF295
 1586 0b51 F40F0000 		.4byte	.LASF295
 1587 0b55 08       		.byte	0x8
 1588 0b56 91       		.byte	0x91
 1589 0b57 20       		.uleb128 0x20
 1590 0b58 FD0F0000 		.4byte	.LASF296
 1591 0b5c FD0F0000 		.4byte	.LASF296
 1592 0b60 08       		.byte	0x8
 1593 0b61 8E       		.byte	0x8e
 1594 0b62 00       		.byte	0
 1595              		.section	.debug_abbrev,"",%progbits
 1596              	.Ldebug_abbrev0:
 1597 0000 01       		.uleb128 0x1
 1598 0001 11       		.uleb128 0x11
 1599 0002 01       		.byte	0x1
 1600 0003 25       		.uleb128 0x25
 1601 0004 0E       		.uleb128 0xe
 1602 0005 13       		.uleb128 0x13
 1603 0006 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 64


 1604 0007 03       		.uleb128 0x3
 1605 0008 0E       		.uleb128 0xe
 1606 0009 1B       		.uleb128 0x1b
 1607 000a 0E       		.uleb128 0xe
 1608 000b 55       		.uleb128 0x55
 1609 000c 17       		.uleb128 0x17
 1610 000d 11       		.uleb128 0x11
 1611 000e 01       		.uleb128 0x1
 1612 000f 10       		.uleb128 0x10
 1613 0010 17       		.uleb128 0x17
 1614 0011 00       		.byte	0
 1615 0012 00       		.byte	0
 1616 0013 02       		.uleb128 0x2
 1617 0014 04       		.uleb128 0x4
 1618 0015 01       		.byte	0x1
 1619 0016 0B       		.uleb128 0xb
 1620 0017 0B       		.uleb128 0xb
 1621 0018 49       		.uleb128 0x49
 1622 0019 13       		.uleb128 0x13
 1623 001a 3A       		.uleb128 0x3a
 1624 001b 0B       		.uleb128 0xb
 1625 001c 3B       		.uleb128 0x3b
 1626 001d 0B       		.uleb128 0xb
 1627 001e 01       		.uleb128 0x1
 1628 001f 13       		.uleb128 0x13
 1629 0020 00       		.byte	0
 1630 0021 00       		.byte	0
 1631 0022 03       		.uleb128 0x3
 1632 0023 28       		.uleb128 0x28
 1633 0024 00       		.byte	0
 1634 0025 03       		.uleb128 0x3
 1635 0026 0E       		.uleb128 0xe
 1636 0027 1C       		.uleb128 0x1c
 1637 0028 0D       		.uleb128 0xd
 1638 0029 00       		.byte	0
 1639 002a 00       		.byte	0
 1640 002b 04       		.uleb128 0x4
 1641 002c 28       		.uleb128 0x28
 1642 002d 00       		.byte	0
 1643 002e 03       		.uleb128 0x3
 1644 002f 0E       		.uleb128 0xe
 1645 0030 1C       		.uleb128 0x1c
 1646 0031 0B       		.uleb128 0xb
 1647 0032 00       		.byte	0
 1648 0033 00       		.byte	0
 1649 0034 05       		.uleb128 0x5
 1650 0035 24       		.uleb128 0x24
 1651 0036 00       		.byte	0
 1652 0037 0B       		.uleb128 0xb
 1653 0038 0B       		.uleb128 0xb
 1654 0039 3E       		.uleb128 0x3e
 1655 003a 0B       		.uleb128 0xb
 1656 003b 03       		.uleb128 0x3
 1657 003c 0E       		.uleb128 0xe
 1658 003d 00       		.byte	0
 1659 003e 00       		.byte	0
 1660 003f 06       		.uleb128 0x6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 65


 1661 0040 16       		.uleb128 0x16
 1662 0041 00       		.byte	0
 1663 0042 03       		.uleb128 0x3
 1664 0043 0E       		.uleb128 0xe
 1665 0044 3A       		.uleb128 0x3a
 1666 0045 0B       		.uleb128 0xb
 1667 0046 3B       		.uleb128 0x3b
 1668 0047 0B       		.uleb128 0xb
 1669 0048 49       		.uleb128 0x49
 1670 0049 13       		.uleb128 0x13
 1671 004a 00       		.byte	0
 1672 004b 00       		.byte	0
 1673 004c 07       		.uleb128 0x7
 1674 004d 24       		.uleb128 0x24
 1675 004e 00       		.byte	0
 1676 004f 0B       		.uleb128 0xb
 1677 0050 0B       		.uleb128 0xb
 1678 0051 3E       		.uleb128 0x3e
 1679 0052 0B       		.uleb128 0xb
 1680 0053 03       		.uleb128 0x3
 1681 0054 08       		.uleb128 0x8
 1682 0055 00       		.byte	0
 1683 0056 00       		.byte	0
 1684 0057 08       		.uleb128 0x8
 1685 0058 13       		.uleb128 0x13
 1686 0059 01       		.byte	0x1
 1687 005a 0B       		.uleb128 0xb
 1688 005b 05       		.uleb128 0x5
 1689 005c 3A       		.uleb128 0x3a
 1690 005d 0B       		.uleb128 0xb
 1691 005e 3B       		.uleb128 0x3b
 1692 005f 05       		.uleb128 0x5
 1693 0060 01       		.uleb128 0x1
 1694 0061 13       		.uleb128 0x13
 1695 0062 00       		.byte	0
 1696 0063 00       		.byte	0
 1697 0064 09       		.uleb128 0x9
 1698 0065 0D       		.uleb128 0xd
 1699 0066 00       		.byte	0
 1700 0067 03       		.uleb128 0x3
 1701 0068 0E       		.uleb128 0xe
 1702 0069 3A       		.uleb128 0x3a
 1703 006a 0B       		.uleb128 0xb
 1704 006b 3B       		.uleb128 0x3b
 1705 006c 05       		.uleb128 0x5
 1706 006d 49       		.uleb128 0x49
 1707 006e 13       		.uleb128 0x13
 1708 006f 38       		.uleb128 0x38
 1709 0070 0B       		.uleb128 0xb
 1710 0071 00       		.byte	0
 1711 0072 00       		.byte	0
 1712 0073 0A       		.uleb128 0xa
 1713 0074 0D       		.uleb128 0xd
 1714 0075 00       		.byte	0
 1715 0076 03       		.uleb128 0x3
 1716 0077 0E       		.uleb128 0xe
 1717 0078 3A       		.uleb128 0x3a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 66


 1718 0079 0B       		.uleb128 0xb
 1719 007a 3B       		.uleb128 0x3b
 1720 007b 05       		.uleb128 0x5
 1721 007c 49       		.uleb128 0x49
 1722 007d 13       		.uleb128 0x13
 1723 007e 38       		.uleb128 0x38
 1724 007f 05       		.uleb128 0x5
 1725 0080 00       		.byte	0
 1726 0081 00       		.byte	0
 1727 0082 0B       		.uleb128 0xb
 1728 0083 0D       		.uleb128 0xd
 1729 0084 00       		.byte	0
 1730 0085 03       		.uleb128 0x3
 1731 0086 08       		.uleb128 0x8
 1732 0087 3A       		.uleb128 0x3a
 1733 0088 0B       		.uleb128 0xb
 1734 0089 3B       		.uleb128 0x3b
 1735 008a 05       		.uleb128 0x5
 1736 008b 49       		.uleb128 0x49
 1737 008c 13       		.uleb128 0x13
 1738 008d 38       		.uleb128 0x38
 1739 008e 05       		.uleb128 0x5
 1740 008f 00       		.byte	0
 1741 0090 00       		.byte	0
 1742 0091 0C       		.uleb128 0xc
 1743 0092 01       		.uleb128 0x1
 1744 0093 01       		.byte	0x1
 1745 0094 49       		.uleb128 0x49
 1746 0095 13       		.uleb128 0x13
 1747 0096 01       		.uleb128 0x1
 1748 0097 13       		.uleb128 0x13
 1749 0098 00       		.byte	0
 1750 0099 00       		.byte	0
 1751 009a 0D       		.uleb128 0xd
 1752 009b 21       		.uleb128 0x21
 1753 009c 00       		.byte	0
 1754 009d 49       		.uleb128 0x49
 1755 009e 13       		.uleb128 0x13
 1756 009f 2F       		.uleb128 0x2f
 1757 00a0 0B       		.uleb128 0xb
 1758 00a1 00       		.byte	0
 1759 00a2 00       		.byte	0
 1760 00a3 0E       		.uleb128 0xe
 1761 00a4 35       		.uleb128 0x35
 1762 00a5 00       		.byte	0
 1763 00a6 49       		.uleb128 0x49
 1764 00a7 13       		.uleb128 0x13
 1765 00a8 00       		.byte	0
 1766 00a9 00       		.byte	0
 1767 00aa 0F       		.uleb128 0xf
 1768 00ab 21       		.uleb128 0x21
 1769 00ac 00       		.byte	0
 1770 00ad 49       		.uleb128 0x49
 1771 00ae 13       		.uleb128 0x13
 1772 00af 2F       		.uleb128 0x2f
 1773 00b0 05       		.uleb128 0x5
 1774 00b1 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 67


 1775 00b2 00       		.byte	0
 1776 00b3 10       		.uleb128 0x10
 1777 00b4 16       		.uleb128 0x16
 1778 00b5 00       		.byte	0
 1779 00b6 03       		.uleb128 0x3
 1780 00b7 0E       		.uleb128 0xe
 1781 00b8 3A       		.uleb128 0x3a
 1782 00b9 0B       		.uleb128 0xb
 1783 00ba 3B       		.uleb128 0x3b
 1784 00bb 05       		.uleb128 0x5
 1785 00bc 49       		.uleb128 0x49
 1786 00bd 13       		.uleb128 0x13
 1787 00be 00       		.byte	0
 1788 00bf 00       		.byte	0
 1789 00c0 11       		.uleb128 0x11
 1790 00c1 13       		.uleb128 0x13
 1791 00c2 01       		.byte	0x1
 1792 00c3 0B       		.uleb128 0xb
 1793 00c4 0B       		.uleb128 0xb
 1794 00c5 3A       		.uleb128 0x3a
 1795 00c6 0B       		.uleb128 0xb
 1796 00c7 3B       		.uleb128 0x3b
 1797 00c8 0B       		.uleb128 0xb
 1798 00c9 01       		.uleb128 0x1
 1799 00ca 13       		.uleb128 0x13
 1800 00cb 00       		.byte	0
 1801 00cc 00       		.byte	0
 1802 00cd 12       		.uleb128 0x12
 1803 00ce 0D       		.uleb128 0xd
 1804 00cf 00       		.byte	0
 1805 00d0 03       		.uleb128 0x3
 1806 00d1 0E       		.uleb128 0xe
 1807 00d2 3A       		.uleb128 0x3a
 1808 00d3 0B       		.uleb128 0xb
 1809 00d4 3B       		.uleb128 0x3b
 1810 00d5 0B       		.uleb128 0xb
 1811 00d6 49       		.uleb128 0x49
 1812 00d7 13       		.uleb128 0x13
 1813 00d8 38       		.uleb128 0x38
 1814 00d9 0B       		.uleb128 0xb
 1815 00da 00       		.byte	0
 1816 00db 00       		.byte	0
 1817 00dc 13       		.uleb128 0x13
 1818 00dd 2E       		.uleb128 0x2e
 1819 00de 01       		.byte	0x1
 1820 00df 03       		.uleb128 0x3
 1821 00e0 0E       		.uleb128 0xe
 1822 00e1 3A       		.uleb128 0x3a
 1823 00e2 0B       		.uleb128 0xb
 1824 00e3 3B       		.uleb128 0x3b
 1825 00e4 05       		.uleb128 0x5
 1826 00e5 27       		.uleb128 0x27
 1827 00e6 19       		.uleb128 0x19
 1828 00e7 20       		.uleb128 0x20
 1829 00e8 0B       		.uleb128 0xb
 1830 00e9 01       		.uleb128 0x1
 1831 00ea 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 68


 1832 00eb 00       		.byte	0
 1833 00ec 00       		.byte	0
 1834 00ed 14       		.uleb128 0x14
 1835 00ee 05       		.uleb128 0x5
 1836 00ef 00       		.byte	0
 1837 00f0 03       		.uleb128 0x3
 1838 00f1 0E       		.uleb128 0xe
 1839 00f2 3A       		.uleb128 0x3a
 1840 00f3 0B       		.uleb128 0xb
 1841 00f4 3B       		.uleb128 0x3b
 1842 00f5 05       		.uleb128 0x5
 1843 00f6 49       		.uleb128 0x49
 1844 00f7 13       		.uleb128 0x13
 1845 00f8 00       		.byte	0
 1846 00f9 00       		.byte	0
 1847 00fa 15       		.uleb128 0x15
 1848 00fb 2E       		.uleb128 0x2e
 1849 00fc 00       		.byte	0
 1850 00fd 3F       		.uleb128 0x3f
 1851 00fe 19       		.uleb128 0x19
 1852 00ff 03       		.uleb128 0x3
 1853 0100 0E       		.uleb128 0xe
 1854 0101 3A       		.uleb128 0x3a
 1855 0102 0B       		.uleb128 0xb
 1856 0103 3B       		.uleb128 0x3b
 1857 0104 0B       		.uleb128 0xb
 1858 0105 27       		.uleb128 0x27
 1859 0106 19       		.uleb128 0x19
 1860 0107 11       		.uleb128 0x11
 1861 0108 01       		.uleb128 0x1
 1862 0109 12       		.uleb128 0x12
 1863 010a 06       		.uleb128 0x6
 1864 010b 40       		.uleb128 0x40
 1865 010c 18       		.uleb128 0x18
 1866 010d 9742     		.uleb128 0x2117
 1867 010f 19       		.uleb128 0x19
 1868 0110 00       		.byte	0
 1869 0111 00       		.byte	0
 1870 0112 16       		.uleb128 0x16
 1871 0113 2E       		.uleb128 0x2e
 1872 0114 01       		.byte	0x1
 1873 0115 3F       		.uleb128 0x3f
 1874 0116 19       		.uleb128 0x19
 1875 0117 03       		.uleb128 0x3
 1876 0118 0E       		.uleb128 0xe
 1877 0119 3A       		.uleb128 0x3a
 1878 011a 0B       		.uleb128 0xb
 1879 011b 3B       		.uleb128 0x3b
 1880 011c 0B       		.uleb128 0xb
 1881 011d 27       		.uleb128 0x27
 1882 011e 19       		.uleb128 0x19
 1883 011f 11       		.uleb128 0x11
 1884 0120 01       		.uleb128 0x1
 1885 0121 12       		.uleb128 0x12
 1886 0122 06       		.uleb128 0x6
 1887 0123 40       		.uleb128 0x40
 1888 0124 18       		.uleb128 0x18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 69


 1889 0125 9742     		.uleb128 0x2117
 1890 0127 19       		.uleb128 0x19
 1891 0128 01       		.uleb128 0x1
 1892 0129 13       		.uleb128 0x13
 1893 012a 00       		.byte	0
 1894 012b 00       		.byte	0
 1895 012c 17       		.uleb128 0x17
 1896 012d 898201   		.uleb128 0x4109
 1897 0130 00       		.byte	0
 1898 0131 11       		.uleb128 0x11
 1899 0132 01       		.uleb128 0x1
 1900 0133 31       		.uleb128 0x31
 1901 0134 13       		.uleb128 0x13
 1902 0135 00       		.byte	0
 1903 0136 00       		.byte	0
 1904 0137 18       		.uleb128 0x18
 1905 0138 2E       		.uleb128 0x2e
 1906 0139 01       		.byte	0x1
 1907 013a 3F       		.uleb128 0x3f
 1908 013b 19       		.uleb128 0x19
 1909 013c 03       		.uleb128 0x3
 1910 013d 0E       		.uleb128 0xe
 1911 013e 3A       		.uleb128 0x3a
 1912 013f 0B       		.uleb128 0xb
 1913 0140 3B       		.uleb128 0x3b
 1914 0141 05       		.uleb128 0x5
 1915 0142 27       		.uleb128 0x27
 1916 0143 19       		.uleb128 0x19
 1917 0144 11       		.uleb128 0x11
 1918 0145 01       		.uleb128 0x1
 1919 0146 12       		.uleb128 0x12
 1920 0147 06       		.uleb128 0x6
 1921 0148 40       		.uleb128 0x40
 1922 0149 18       		.uleb128 0x18
 1923 014a 9742     		.uleb128 0x2117
 1924 014c 19       		.uleb128 0x19
 1925 014d 01       		.uleb128 0x1
 1926 014e 13       		.uleb128 0x13
 1927 014f 00       		.byte	0
 1928 0150 00       		.byte	0
 1929 0151 19       		.uleb128 0x19
 1930 0152 1D       		.uleb128 0x1d
 1931 0153 01       		.byte	0x1
 1932 0154 31       		.uleb128 0x31
 1933 0155 13       		.uleb128 0x13
 1934 0156 11       		.uleb128 0x11
 1935 0157 01       		.uleb128 0x1
 1936 0158 12       		.uleb128 0x12
 1937 0159 06       		.uleb128 0x6
 1938 015a 58       		.uleb128 0x58
 1939 015b 0B       		.uleb128 0xb
 1940 015c 59       		.uleb128 0x59
 1941 015d 05       		.uleb128 0x5
 1942 015e 01       		.uleb128 0x1
 1943 015f 13       		.uleb128 0x13
 1944 0160 00       		.byte	0
 1945 0161 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 70


 1946 0162 1A       		.uleb128 0x1a
 1947 0163 05       		.uleb128 0x5
 1948 0164 00       		.byte	0
 1949 0165 31       		.uleb128 0x31
 1950 0166 13       		.uleb128 0x13
 1951 0167 02       		.uleb128 0x2
 1952 0168 17       		.uleb128 0x17
 1953 0169 00       		.byte	0
 1954 016a 00       		.byte	0
 1955 016b 1B       		.uleb128 0x1b
 1956 016c 34       		.uleb128 0x34
 1957 016d 00       		.byte	0
 1958 016e 03       		.uleb128 0x3
 1959 016f 0E       		.uleb128 0xe
 1960 0170 3A       		.uleb128 0x3a
 1961 0171 0B       		.uleb128 0xb
 1962 0172 3B       		.uleb128 0x3b
 1963 0173 05       		.uleb128 0x5
 1964 0174 49       		.uleb128 0x49
 1965 0175 13       		.uleb128 0x13
 1966 0176 3F       		.uleb128 0x3f
 1967 0177 19       		.uleb128 0x19
 1968 0178 3C       		.uleb128 0x3c
 1969 0179 19       		.uleb128 0x19
 1970 017a 00       		.byte	0
 1971 017b 00       		.byte	0
 1972 017c 1C       		.uleb128 0x1c
 1973 017d 34       		.uleb128 0x34
 1974 017e 00       		.byte	0
 1975 017f 03       		.uleb128 0x3
 1976 0180 0E       		.uleb128 0xe
 1977 0181 3A       		.uleb128 0x3a
 1978 0182 0B       		.uleb128 0xb
 1979 0183 3B       		.uleb128 0x3b
 1980 0184 0B       		.uleb128 0xb
 1981 0185 49       		.uleb128 0x49
 1982 0186 13       		.uleb128 0x13
 1983 0187 3F       		.uleb128 0x3f
 1984 0188 19       		.uleb128 0x19
 1985 0189 3C       		.uleb128 0x3c
 1986 018a 19       		.uleb128 0x19
 1987 018b 00       		.byte	0
 1988 018c 00       		.byte	0
 1989 018d 1D       		.uleb128 0x1d
 1990 018e 0F       		.uleb128 0xf
 1991 018f 00       		.byte	0
 1992 0190 0B       		.uleb128 0xb
 1993 0191 0B       		.uleb128 0xb
 1994 0192 49       		.uleb128 0x49
 1995 0193 13       		.uleb128 0x13
 1996 0194 00       		.byte	0
 1997 0195 00       		.byte	0
 1998 0196 1E       		.uleb128 0x1e
 1999 0197 26       		.uleb128 0x26
 2000 0198 00       		.byte	0
 2001 0199 49       		.uleb128 0x49
 2002 019a 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 71


 2003 019b 00       		.byte	0
 2004 019c 00       		.byte	0
 2005 019d 1F       		.uleb128 0x1f
 2006 019e 34       		.uleb128 0x34
 2007 019f 00       		.byte	0
 2008 01a0 03       		.uleb128 0x3
 2009 01a1 0E       		.uleb128 0xe
 2010 01a2 3A       		.uleb128 0x3a
 2011 01a3 0B       		.uleb128 0xb
 2012 01a4 3B       		.uleb128 0x3b
 2013 01a5 0B       		.uleb128 0xb
 2014 01a6 49       		.uleb128 0x49
 2015 01a7 13       		.uleb128 0x13
 2016 01a8 3F       		.uleb128 0x3f
 2017 01a9 19       		.uleb128 0x19
 2018 01aa 02       		.uleb128 0x2
 2019 01ab 18       		.uleb128 0x18
 2020 01ac 00       		.byte	0
 2021 01ad 00       		.byte	0
 2022 01ae 20       		.uleb128 0x20
 2023 01af 2E       		.uleb128 0x2e
 2024 01b0 00       		.byte	0
 2025 01b1 3F       		.uleb128 0x3f
 2026 01b2 19       		.uleb128 0x19
 2027 01b3 3C       		.uleb128 0x3c
 2028 01b4 19       		.uleb128 0x19
 2029 01b5 6E       		.uleb128 0x6e
 2030 01b6 0E       		.uleb128 0xe
 2031 01b7 03       		.uleb128 0x3
 2032 01b8 0E       		.uleb128 0xe
 2033 01b9 3A       		.uleb128 0x3a
 2034 01ba 0B       		.uleb128 0xb
 2035 01bb 3B       		.uleb128 0x3b
 2036 01bc 0B       		.uleb128 0xb
 2037 01bd 00       		.byte	0
 2038 01be 00       		.byte	0
 2039 01bf 00       		.byte	0
 2040              		.section	.debug_loc,"",%progbits
 2041              	.Ldebug_loc0:
 2042              	.LLST0:
 2043 0000 10000000 		.4byte	.LVL3
 2044 0004 18000000 		.4byte	.LVL4
 2045 0008 0300     		.2byte	0x3
 2046 000a 08       		.byte	0x8
 2047 000b 7A       		.byte	0x7a
 2048 000c 9F       		.byte	0x9f
 2049 000d 00000000 		.4byte	0
 2050 0011 00000000 		.4byte	0
 2051              		.section	.debug_aranges,"",%progbits
 2052 0000 34000000 		.4byte	0x34
 2053 0004 0200     		.2byte	0x2
 2054 0006 00000000 		.4byte	.Ldebug_info0
 2055 000a 04       		.byte	0x4
 2056 000b 00       		.byte	0
 2057 000c 0000     		.2byte	0
 2058 000e 0000     		.2byte	0
 2059 0010 00000000 		.4byte	.LFB135
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 72


 2060 0014 18000000 		.4byte	.LFE135-.LFB135
 2061 0018 00000000 		.4byte	.LFB136
 2062 001c 24000000 		.4byte	.LFE136-.LFB136
 2063 0020 00000000 		.4byte	.LFB137
 2064 0024 14000000 		.4byte	.LFE137-.LFB137
 2065 0028 00000000 		.4byte	.LFB138
 2066 002c 24000000 		.4byte	.LFE138-.LFB138
 2067 0030 00000000 		.4byte	0
 2068 0034 00000000 		.4byte	0
 2069              		.section	.debug_ranges,"",%progbits
 2070              	.Ldebug_ranges0:
 2071 0000 00000000 		.4byte	.LFB135
 2072 0004 18000000 		.4byte	.LFE135
 2073 0008 00000000 		.4byte	.LFB136
 2074 000c 24000000 		.4byte	.LFE136
 2075 0010 00000000 		.4byte	.LFB137
 2076 0014 14000000 		.4byte	.LFE137
 2077 0018 00000000 		.4byte	.LFB138
 2078 001c 24000000 		.4byte	.LFE138
 2079 0020 00000000 		.4byte	0
 2080 0024 00000000 		.4byte	0
 2081              		.section	.debug_line,"",%progbits
 2082              	.Ldebug_line0:
 2083 0000 9C020000 		.section	.debug_str,"MS",%progbits,1
 2083      02004102 
 2083      00000201 
 2083      FB0E0D00 
 2083      01010101 
 2084              	.LASF236:
 2085 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2085      6843746C 
 2085      4D61696E 
 2085      57733146 
 2085      72657100 
 2086              	.LASF25:
 2087 0014 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2087      5F696E74 
 2087      65727275 
 2087      70745F67 
 2087      70696F5F 
 2088              	.LASF123:
 2089 002d 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2089      6D5F315F 
 2089      696E7465 
 2089      72727570 
 2089      74735F31 
 2090              	.LASF293:
 2091 0048 63795F64 		.ascii	"cy_device\000"
 2091      65766963 
 2091      6500
 2092              	.LASF142:
 2093 0052 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2093      696E7465 
 2093      72727570 
 2093      74735F31 
 2093      305F4952 
 2094              	.LASF263:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 73


 2095 0069 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2095      73436D30 
 2095      436C6F63 
 2095      6B43746C 
 2095      4F666673 
 2096              	.LASF67:
 2097 0080 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2097      735F696E 
 2097      74657272 
 2097      75707473 
 2097      5F647730 
 2098              	.LASF280:
 2099 009c 63686172 		.ascii	"char\000"
 2099      00
 2100              	.LASF36:
 2101 00a1 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2101      735F696E 
 2101      74657272 
 2101      75707473 
 2101      5F697063 
 2102              	.LASF54:
 2103 00bd 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2103      335F696E 
 2103      74657272 
 2103      7570745F 
 2103      4952516E 
 2104              	.LASF84:
 2105 00d2 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2105      735F696E 
 2105      74657272 
 2105      75707473 
 2105      5F647731 
 2106              	.LASF90:
 2107 00ee 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2107      735F696E 
 2107      74657272 
 2107      75707473 
 2107      5F647731 
 2108              	.LASF195:
 2109 010b 70657269 		.ascii	"periBase\000"
 2109      42617365 
 2109      00
 2110              	.LASF62:
 2111 0114 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2111      735F696E 
 2111      74657272 
 2111      75707473 
 2111      5F647730 
 2112              	.LASF271:
 2113 0130 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2113      73436D30 
 2113      4E6D6943 
 2113      746C4F66 
 2113      66736574 
 2114              	.LASF241:
 2115 0145 64774368 		.ascii	"dwChSize\000"
 2115      53697A65 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 74


 2115      00
 2116              	.LASF294:
 2117 014e 4932435F 		.ascii	"I2C_backup\000"
 2117      6261636B 
 2117      757000
 2118              	.LASF286:
 2119 0159 636F6E74 		.ascii	"control\000"
 2119      726F6C00 
 2120              	.LASF172:
 2121 0161 756E7369 		.ascii	"unsigned int\000"
 2121      676E6564 
 2121      20696E74 
 2121      00
 2122              	.LASF46:
 2123 016e 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2123      735F696E 
 2123      74657272 
 2123      75707473 
 2123      5F697063 
 2124              	.LASF223:
 2125 018b 736D6966 		.ascii	"smifDeviceNr\000"
 2125      44657669 
 2125      63654E72 
 2125      00
 2126              	.LASF253:
 2127 0198 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2127      44697643 
 2127      6D645061 
 2127      54797065 
 2127      53656C50 
 2128              	.LASF115:
 2129 01af 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2129      6D5F315F 
 2129      696E7465 
 2129      72727570 
 2129      74735F37 
 2130              	.LASF166:
 2131 01c9 5F5F696E 		.ascii	"__int32_t\000"
 2131      7433325F 
 2131      7400
 2132              	.LASF33:
 2133 01d3 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2133      5F696E74 
 2133      65727275 
 2133      70745F63 
 2133      7462735F 
 2134              	.LASF219:
 2135 01ec 73727373 		.ascii	"srssNumClkpath\000"
 2135      4E756D43 
 2135      6C6B7061 
 2135      746800
 2136              	.LASF193:
 2137 01fb 63707573 		.ascii	"cpussBase\000"
 2137      73426173 
 2137      6500
 2138              	.LASF284:
 2139 0205 72656738 		.ascii	"reg8\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 75


 2139      00
 2140              	.LASF217:
 2141 020a 63707573 		.ascii	"cpussFmIrq\000"
 2141      73466D49 
 2141      727100
 2142              	.LASF30:
 2143 0215 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2143      5F696E74 
 2143      65727275 
 2143      70745F6D 
 2143      63776474 
 2144              	.LASF12:
 2145 0231 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2145      5F696E74 
 2145      65727275 
 2145      7074735F 
 2145      6770696F 
 2146              	.LASF218:
 2147 024d 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2147      734E6F74 
 2147      436F6E6E 
 2147      65637465 
 2147      64497271 
 2148              	.LASF73:
 2149 0262 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2149      735F696E 
 2149      74657272 
 2149      75707473 
 2149      5F647730 
 2150              	.LASF158:
 2151 027f 73686F72 		.ascii	"short int\000"
 2151      7420696E 
 2151      7400
 2152              	.LASF131:
 2153 0289 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2153      6D5F315F 
 2153      696E7465 
 2153      72727570 
 2153      74735F32 
 2154              	.LASF129:
 2155 02a4 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2155      6D5F315F 
 2155      696E7465 
 2155      72727570 
 2155      74735F32 
 2156              	.LASF146:
 2157 02bf 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2157      696E7465 
 2157      72727570 
 2157      74735F31 
 2157      345F4952 
 2158              	.LASF298:
 2159 02d6 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_PM.c\000"
 2159      72617465 
 2159      645F536F 
 2159      75726365 
 2159      5C50536F 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 76


 2160              	.LASF107:
 2161 02f6 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2161      6D5F305F 
 2161      696E7465 
 2161      72727570 
 2161      74735F37 
 2162              	.LASF252:
 2163 0310 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2163      44697643 
 2163      6D645061 
 2163      44697653 
 2163      656C506F 
 2164              	.LASF229:
 2165 0326 63727970 		.ascii	"cryptoMemSize\000"
 2165      746F4D65 
 2165      6D53697A 
 2165      6500
 2166              	.LASF275:
 2167 0334 63707573 		.ascii	"cpussRam1Ctl0\000"
 2167      7352616D 
 2167      3143746C 
 2167      3000
 2168              	.LASF249:
 2169 0342 70657269 		.ascii	"periTrGrSize\000"
 2169      54724772 
 2169      53697A65 
 2169      00
 2170              	.LASF76:
 2171 034f 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2171      735F696E 
 2171      74657272 
 2171      75707473 
 2171      5F647731 
 2172              	.LASF102:
 2173 036b 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2173      6D5F305F 
 2173      696E7465 
 2173      72727570 
 2173      74735F32 
 2174              	.LASF8:
 2175 0385 50656E64 		.ascii	"PendSV_IRQn\000"
 2175      53565F49 
 2175      52516E00 
 2176              	.LASF297:
 2177 0391 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2177      43313120 
 2177      352E342E 
 2177      31203230 
 2177      31363036 
 2178 03c4 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2178      20726576 
 2178      6973696F 
 2178      6E203233 
 2178      37373135 
 2179 03f7 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2179      70202D6D 
 2179      6670753D 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 77


 2179      66707634 
 2179      2D73702D 
 2180 042a 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2180      6F6E7320 
 2180      2D666661 
 2180      742D6C74 
 2180      6F2D6F62 
 2181              	.LASF211:
 2182 0444 70726F74 		.ascii	"protVersion\000"
 2182      56657273 
 2182      696F6E00 
 2183              	.LASF174:
 2184 0450 696E7431 		.ascii	"int16_t\000"
 2184      365F7400 
 2185              	.LASF251:
 2186 0458 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2186      44697643 
 2186      6D645479 
 2186      70655365 
 2186      6C506F73 
 2187              	.LASF268:
 2188 046d 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2188      73547269 
 2188      6D52616D 
 2188      43746C4F 
 2188      66667365 
 2189              	.LASF139:
 2190 0483 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2190      696E7465 
 2190      72727570 
 2190      74735F37 
 2190      5F495251 
 2191              	.LASF28:
 2192 0499 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2192      385F696E 
 2192      74657272 
 2192      7570745F 
 2192      4952516E 
 2193              	.LASF3:
 2194 04ae 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2194      72794D61 
 2194      6E616765 
 2194      6D656E74 
 2194      5F495251 
 2195              	.LASF125:
 2196 04c4 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2196      6D5F315F 
 2196      696E7465 
 2196      72727570 
 2196      74735F31 
 2197              	.LASF134:
 2198 04df 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2198      696E7465 
 2198      72727570 
 2198      74735F32 
 2198      5F495251 
 2199              	.LASF177:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 78


 2200 04f5 75696E74 		.ascii	"uint32_t\000"
 2200      33325F74 
 2200      00
 2201              	.LASF120:
 2202 04fe 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2202      6D5F315F 
 2202      696E7465 
 2202      72727570 
 2202      74735F31 
 2203              	.LASF17:
 2204 0519 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2204      5F696E74 
 2204      65727275 
 2204      7074735F 
 2204      6770696F 
 2205              	.LASF23:
 2206 0535 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2206      5F696E74 
 2206      65727275 
 2206      7074735F 
 2206      6770696F 
 2207              	.LASF147:
 2208 0552 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2208      696E7465 
 2208      72727570 
 2208      74735F31 
 2208      355F4952 
 2209              	.LASF261:
 2210 0569 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2210      50727443 
 2210      66674F75 
 2210      744F6666 
 2210      73657400 
 2211              	.LASF178:
 2212 057d 49534552 		.ascii	"ISER\000"
 2212      00
 2213              	.LASF97:
 2214 0582 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2214      735F696E 
 2214      74657272 
 2214      75707473 
 2214      5F636D30 
 2215              	.LASF281:
 2216 05a2 666C6F61 		.ascii	"float\000"
 2216      7400
 2217              	.LASF204:
 2218 05a8 63727970 		.ascii	"cryptoVersion\000"
 2218      746F5665 
 2218      7273696F 
 2218      6E00
 2219              	.LASF233:
 2220 05b6 666C6173 		.ascii	"flashProgramDelay\000"
 2220      6850726F 
 2220      6772616D 
 2220      44656C61 
 2220      7900
 2221              	.LASF55:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 79


 2222 05c8 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2222      345F696E 
 2222      74657272 
 2222      7570745F 
 2222      4952516E 
 2223              	.LASF181:
 2224 05dd 52534552 		.ascii	"RSERVED1\000"
 2224      56454431 
 2224      00
 2225              	.LASF194:
 2226 05e6 666C6173 		.ascii	"flashcBase\000"
 2226      68634261 
 2226      736500
 2227              	.LASF81:
 2228 05f1 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2228      735F696E 
 2228      74657272 
 2228      75707473 
 2228      5F647731 
 2229              	.LASF260:
 2230 060d 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2230      50727443 
 2230      6667496E 
 2230      4F666673 
 2230      657400
 2231              	.LASF87:
 2232 0620 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2232      735F696E 
 2232      74657272 
 2232      75707473 
 2232      5F647731 
 2233              	.LASF154:
 2234 063d 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2234      696E7465 
 2234      72727570 
 2234      745F6D65 
 2234      645F4952 
 2235              	.LASF232:
 2236 0654 666C6173 		.ascii	"flashWriteDelay\000"
 2236      68577269 
 2236      74654465 
 2236      6C617900 
 2237              	.LASF171:
 2238 0664 6C6F6E67 		.ascii	"long long unsigned int\000"
 2238      206C6F6E 
 2238      6720756E 
 2238      7369676E 
 2238      65642069 
 2239              	.LASF257:
 2240 067b 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2240      44697632 
 2240      345F3543 
 2240      746C4F66 
 2240      66736574 
 2241              	.LASF262:
 2242 0690 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2242      50727443 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 80


 2242      66675369 
 2242      6F4F6666 
 2242      73657400 
 2243              	.LASF48:
 2244 06a4 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2244      735F696E 
 2244      74657272 
 2244      75707473 
 2244      5F697063 
 2245              	.LASF216:
 2246 06c1 63707573 		.ascii	"cpussIpc0Irq\000"
 2246      73497063 
 2246      30497271 
 2246      00
 2247              	.LASF31:
 2248 06ce 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2248      5F696E74 
 2248      65727275 
 2248      70745F62 
 2248      61636B75 
 2249              	.LASF117:
 2250 06e9 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2250      6D5F315F 
 2250      696E7465 
 2250      72727570 
 2250      74735F39 
 2251              	.LASF164:
 2252 0703 5F5F7569 		.ascii	"__uint16_t\000"
 2252      6E743136 
 2252      5F7400
 2253              	.LASF290:
 2254 070e 4932435F 		.ascii	"I2C_Sleep\000"
 2254      536C6565 
 2254      7000
 2255              	.LASF51:
 2256 0718 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2256      305F696E 
 2256      74657272 
 2256      7570745F 
 2256      4952516E 
 2257              	.LASF112:
 2258 072d 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2258      6D5F315F 
 2258      696E7465 
 2258      72727570 
 2258      74735F34 
 2259              	.LASF59:
 2260 0747 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2260      696E7465 
 2260      72727570 
 2260      745F4952 
 2260      516E00
 2261              	.LASF151:
 2262 075a 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2262      696C655F 
 2262      696E7465 
 2262      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 81


 2262      745F4952 
 2263              	.LASF21:
 2264 0771 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2264      5F696E74 
 2264      65727275 
 2264      7074735F 
 2264      6770696F 
 2265              	.LASF43:
 2266 078e 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2266      735F696E 
 2266      74657272 
 2266      75707473 
 2266      5F697063 
 2267              	.LASF92:
 2268 07aa 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2268      735F696E 
 2268      74657272 
 2268      75707473 
 2268      5F666175 
 2269              	.LASF238:
 2270 07c8 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2270      6843746C 
 2270      4D61696E 
 2270      57733346 
 2270      72657100 
 2271              	.LASF160:
 2272 07dc 4952516E 		.ascii	"IRQn_Type\000"
 2272      5F547970 
 2272      6500
 2273              	.LASF220:
 2274 07e6 73727373 		.ascii	"srssNumPll\000"
 2274      4E756D50 
 2274      6C6C00
 2275              	.LASF143:
 2276 07f1 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2276      696E7465 
 2276      72727570 
 2276      74735F31 
 2276      315F4952 
 2277              	.LASF37:
 2278 0808 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2278      735F696E 
 2278      74657272 
 2278      75707473 
 2278      5F697063 
 2279              	.LASF104:
 2280 0824 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2280      6D5F305F 
 2280      696E7465 
 2280      72727570 
 2280      74735F34 
 2281              	.LASF231:
 2282 083e 666C6173 		.ascii	"flashPipeRequired\000"
 2282      68506970 
 2282      65526571 
 2282      75697265 
 2282      6400
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 82


 2283              	.LASF246:
 2284 0850 70657269 		.ascii	"periTrCmdOffset\000"
 2284      5472436D 
 2284      644F6666 
 2284      73657400 
 2285              	.LASF288:
 2286 0860 4932435F 		.ascii	"I2C_SaveConfig\000"
 2286      53617665 
 2286      436F6E66 
 2286      696700
 2287              	.LASF221:
 2288 086f 73727373 		.ascii	"srssNumHfroot\000"
 2288      4E756D48 
 2288      66726F6F 
 2288      7400
 2289              	.LASF235:
 2290 087d 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2290      6843746C 
 2290      4D61696E 
 2290      57733046 
 2290      72657100 
 2291              	.LASF149:
 2292 0891 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2292      6F73735F 
 2292      696E7465 
 2292      72727570 
 2292      745F6932 
 2293              	.LASF199:
 2294 08ac 6770696F 		.ascii	"gpioBase\000"
 2294      42617365 
 2294      00
 2295              	.LASF156:
 2296 08b5 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2296      5F696E74 
 2296      65727275 
 2296      70745F64 
 2296      6163735F 
 2297              	.LASF109:
 2298 08ce 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2298      6D5F315F 
 2298      696E7465 
 2298      72727570 
 2298      74735F31 
 2299              	.LASF136:
 2300 08e8 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2300      696E7465 
 2300      72727570 
 2300      74735F34 
 2300      5F495251 
 2301              	.LASF150:
 2302 08fe 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2302      6F73735F 
 2302      696E7465 
 2302      72727570 
 2302      745F7064 
 2303              	.LASF70:
 2304 0919 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 83


 2304      735F696E 
 2304      74657272 
 2304      75707473 
 2304      5F647730 
 2305              	.LASF122:
 2306 0936 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2306      6D5F315F 
 2306      696E7465 
 2306      72727570 
 2306      74735F31 
 2307              	.LASF19:
 2308 0951 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2308      5F696E74 
 2308      65727275 
 2308      7074735F 
 2308      6770696F 
 2309              	.LASF270:
 2310 096d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2310      73537973 
 2310      5469636B 
 2310      43746C4F 
 2310      66667365 
 2311              	.LASF226:
 2312 0983 75646250 		.ascii	"udbPresent\000"
 2312      72657365 
 2312      6E7400
 2313              	.LASF244:
 2314 098e 64775374 		.ascii	"dwStatusChIdxPos\000"
 2314      61747573 
 2314      43684964 
 2314      78506F73 
 2314      00
 2315              	.LASF66:
 2316 099f 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2316      735F696E 
 2316      74657272 
 2316      75707473 
 2316      5F647730 
 2317              	.LASF14:
 2318 09bb 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2318      5F696E74 
 2318      65727275 
 2318      7074735F 
 2318      6770696F 
 2319              	.LASF285:
 2320 09d7 656E6162 		.ascii	"enableState\000"
 2320      6C655374 
 2320      61746500 
 2321              	.LASF75:
 2322 09e3 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2322      735F696E 
 2322      74657272 
 2322      75707473 
 2322      5F647730 
 2323              	.LASF32:
 2324 0a00 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2324      5F696E74 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 84


 2324      65727275 
 2324      70745F49 
 2324      52516E00 
 2325              	.LASF215:
 2326 0a14 63707573 		.ascii	"cpussFlashPaSize\000"
 2326      73466C61 
 2326      73685061 
 2326      53697A65 
 2326      00
 2327              	.LASF83:
 2328 0a25 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2328      735F696E 
 2328      74657272 
 2328      75707473 
 2328      5F647731 
 2329              	.LASF89:
 2330 0a41 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2330      735F696E 
 2330      74657272 
 2330      75707473 
 2330      5F647731 
 2331              	.LASF61:
 2332 0a5e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2332      735F696E 
 2332      74657272 
 2332      75707473 
 2332      5F647730 
 2333              	.LASF256:
 2334 0a7a 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2334      44697631 
 2334      365F3543 
 2334      746C4F66 
 2334      66736574 
 2335              	.LASF157:
 2336 0a8f 756E636F 		.ascii	"unconnected_IRQn\000"
 2336      6E6E6563 
 2336      7465645F 
 2336      4952516E 
 2336      00
 2337              	.LASF78:
 2338 0aa0 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2338      735F696E 
 2338      74657272 
 2338      75707473 
 2338      5F647731 
 2339              	.LASF227:
 2340 0abc 73797350 		.ascii	"sysPmSimoPresent\000"
 2340      6D53696D 
 2340      6F507265 
 2340      73656E74 
 2340      00
 2341              	.LASF155:
 2342 0acd 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2342      696E7465 
 2342      72727570 
 2342      745F6C6F 
 2342      5F495251 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 85


 2343              	.LASF45:
 2344 0ae3 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2344      735F696E 
 2344      74657272 
 2344      75707473 
 2344      5F697063 
 2345              	.LASF95:
 2346 0b00 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2346      735F696E 
 2346      74657272 
 2346      7570745F 
 2346      666D5F49 
 2347              	.LASF114:
 2348 0b18 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2348      6D5F315F 
 2348      696E7465 
 2348      72727570 
 2348      74735F36 
 2349              	.LASF141:
 2350 0b32 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2350      696E7465 
 2350      72727570 
 2350      74735F39 
 2350      5F495251 
 2351              	.LASF245:
 2352 0b48 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2352      61747573 
 2352      43684964 
 2352      784D736B 
 2352      00
 2353              	.LASF145:
 2354 0b59 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2354      696E7465 
 2354      72727570 
 2354      74735F31 
 2354      335F4952 
 2355              	.LASF173:
 2356 0b70 75696E74 		.ascii	"uint8_t\000"
 2356      385F7400 
 2357              	.LASF127:
 2358 0b78 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2358      6D5F315F 
 2358      696E7465 
 2358      72727570 
 2358      74735F31 
 2359              	.LASF250:
 2360 0b93 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2360      44697643 
 2360      6D644469 
 2360      7653656C 
 2360      4D736B00 
 2361              	.LASF29:
 2362 0ba7 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2362      5F696E74 
 2362      65727275 
 2362      70745F6D 
 2362      63776474 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 86


 2363              	.LASF258:
 2364 0bc3 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2364      50727449 
 2364      6E747243 
 2364      66674F66 
 2364      66736574 
 2365              	.LASF27:
 2366 0bd8 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2366      6D705F69 
 2366      6E746572 
 2366      72757074 
 2366      5F495251 
 2367              	.LASF40:
 2368 0bee 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2368      735F696E 
 2368      74657272 
 2368      75707473 
 2368      5F697063 
 2369              	.LASF274:
 2370 0c0a 63707573 		.ascii	"cpussRam0Ctl0\000"
 2370      7352616D 
 2370      3043746C 
 2370      3000
 2371              	.LASF170:
 2372 0c18 6C6F6E67 		.ascii	"long long int\000"
 2372      206C6F6E 
 2372      6720696E 
 2372      7400
 2373              	.LASF201:
 2374 0c26 69706342 		.ascii	"ipcBase\000"
 2374      61736500 
 2375              	.LASF242:
 2376 0c2e 64774368 		.ascii	"dwChCtlPrioPos\000"
 2376      43746C50 
 2376      72696F50 
 2376      6F7300
 2377              	.LASF202:
 2378 0c3d 63727970 		.ascii	"cryptoBase\000"
 2378      746F4261 
 2378      736500
 2379              	.LASF299:
 2380 0c48 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 2380      73657273 
 2380      5C736869 
 2380      7A685C44 
 2380      65736B74 
 2381 0c75 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 2381      544F2D30 
 2381      36332D42 
 2381      4C455F4D 
 2381      61737465 
 2382              	.LASF35:
 2383 0c91 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2383      735F696E 
 2383      74657272 
 2383      75707473 
 2383      5F697063 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 87


 2384              	.LASF101:
 2385 0cad 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2385      6D5F305F 
 2385      696E7465 
 2385      72727570 
 2385      74735F31 
 2386              	.LASF56:
 2387 0cc7 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2387      355F696E 
 2387      74657272 
 2387      7570745F 
 2387      4952516E 
 2388              	.LASF287:
 2389 0cdc 4932435F 		.ascii	"I2C_BACKUP_STRUCT\000"
 2389      4241434B 
 2389      55505F53 
 2389      54525543 
 2389      5400
 2390              	.LASF50:
 2391 0cee 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2391      735F696E 
 2391      74657272 
 2391      75707473 
 2391      5F697063 
 2392              	.LASF163:
 2393 0d0b 5F5F696E 		.ascii	"__int16_t\000"
 2393      7431365F 
 2393      7400
 2394              	.LASF222:
 2395 0d15 70657269 		.ascii	"periClockNr\000"
 2395      436C6F63 
 2395      6B4E7200 
 2396              	.LASF198:
 2397 0d21 6873696F 		.ascii	"hsiomBase\000"
 2397      6D426173 
 2397      6500
 2398              	.LASF4:
 2399 0d2b 42757346 		.ascii	"BusFault_IRQn\000"
 2399      61756C74 
 2399      5F495251 
 2399      6E00
 2400              	.LASF264:
 2401 0d39 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2401      73436D34 
 2401      436C6F63 
 2401      6B43746C 
 2401      4F666673 
 2402              	.LASF248:
 2403 0d50 70657269 		.ascii	"periTrGrOffset\000"
 2403      54724772 
 2403      4F666673 
 2403      657400
 2404              	.LASF133:
 2405 0d5f 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2405      696E7465 
 2405      72727570 
 2405      74735F31 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 88


 2405      5F495251 
 2406              	.LASF214:
 2407 0d75 63707573 		.ascii	"cpussDwChNr\000"
 2407      73447743 
 2407      684E7200 
 2408              	.LASF153:
 2409 0d81 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2409      696E7465 
 2409      72727570 
 2409      745F6869 
 2409      5F495251 
 2410              	.LASF52:
 2411 0d97 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2411      315F696E 
 2411      74657272 
 2411      7570745F 
 2411      4952516E 
 2412              	.LASF119:
 2413 0dac 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2413      6D5F315F 
 2413      696E7465 
 2413      72727570 
 2413      74735F31 
 2414              	.LASF16:
 2415 0dc7 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2415      5F696E74 
 2415      65727275 
 2415      7074735F 
 2415      6770696F 
 2416              	.LASF212:
 2417 0de3 63707573 		.ascii	"cpussIpcNr\000"
 2417      73497063 
 2417      4E7200
 2418              	.LASF265:
 2419 0dee 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2419      73436D34 
 2419      53746174 
 2419      75734F66 
 2419      66736574 
 2420              	.LASF96:
 2421 0e03 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2421      735F696E 
 2421      74657272 
 2421      75707473 
 2421      5F636D30 
 2422              	.LASF85:
 2423 0e23 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2423      735F696E 
 2423      74657272 
 2423      75707473 
 2423      5F647731 
 2424              	.LASF69:
 2425 0e3f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2425      735F696E 
 2425      74657272 
 2425      75707473 
 2425      5F647730 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 89


 2426              	.LASF63:
 2427 0e5b 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2427      735F696E 
 2427      74657272 
 2427      75707473 
 2427      5F647730 
 2428              	.LASF276:
 2429 0e77 63707573 		.ascii	"cpussRam2Ctl0\000"
 2429      7352616D 
 2429      3243746C 
 2429      3000
 2430              	.LASF11:
 2431 0e85 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2431      5F696E74 
 2431      65727275 
 2431      7074735F 
 2431      6770696F 
 2432              	.LASF184:
 2433 0ea1 49435052 		.ascii	"ICPR\000"
 2433      00
 2434              	.LASF72:
 2435 0ea6 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2435      735F696E 
 2435      74657272 
 2435      75707473 
 2435      5F647730 
 2436              	.LASF80:
 2437 0ec3 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2437      735F696E 
 2437      74657272 
 2437      75707473 
 2437      5F647731 
 2438              	.LASF86:
 2439 0edf 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2439      735F696E 
 2439      74657272 
 2439      75707473 
 2439      5F647731 
 2440              	.LASF106:
 2441 0efc 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2441      6D5F305F 
 2441      696E7465 
 2441      72727570 
 2441      74735F36 
 2442              	.LASF255:
 2443 0f16 70657269 		.ascii	"periDiv16CtlOffset\000"
 2443      44697631 
 2443      3643746C 
 2443      4F666673 
 2443      657400
 2444              	.LASF20:
 2445 0f29 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2445      5F696E74 
 2445      65727275 
 2445      7074735F 
 2445      6770696F 
 2446              	.LASF116:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 90


 2447 0f46 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2447      6D5F315F 
 2447      696E7465 
 2447      72727570 
 2447      74735F38 
 2448              	.LASF165:
 2449 0f60 73686F72 		.ascii	"short unsigned int\000"
 2449      7420756E 
 2449      7369676E 
 2449      65642069 
 2449      6E7400
 2450              	.LASF192:
 2451 0f73 6C6F6E67 		.ascii	"long double\000"
 2451      20646F75 
 2451      626C6500 
 2452              	.LASF175:
 2453 0f7f 75696E74 		.ascii	"uint16_t\000"
 2453      31365F74 
 2453      00
 2454              	.LASF301:
 2455 0f88 4952516E 		.ascii	"IRQn\000"
 2455      00
 2456              	.LASF247:
 2457 0f8d 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2457      5472436D 
 2457      64477253 
 2457      656C4D73 
 2457      6B00
 2458              	.LASF99:
 2459 0f9f 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2459      735F696E 
 2459      74657272 
 2459      75707473 
 2459      5F636D34 
 2460              	.LASF111:
 2461 0fbf 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2461      6D5F315F 
 2461      696E7465 
 2461      72727570 
 2461      74735F33 
 2462              	.LASF138:
 2463 0fd9 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2463      696E7465 
 2463      72727570 
 2463      74735F36 
 2463      5F495251 
 2464              	.LASF189:
 2465 0fef 53544952 		.ascii	"STIR\000"
 2465      00
 2466              	.LASF295:
 2467 0ff4 4932435F 		.ascii	"I2C_Stop\000"
 2467      53746F70 
 2467      00
 2468              	.LASF296:
 2469 0ffd 4932435F 		.ascii	"I2C_Enable\000"
 2469      456E6162 
 2469      6C6500
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 91


 2470              	.LASF205:
 2471 1008 64775665 		.ascii	"dwVersion\000"
 2471      7273696F 
 2471      6E00
 2472              	.LASF124:
 2473 1012 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2473      6D5F315F 
 2473      696E7465 
 2473      72727570 
 2473      74735F31 
 2474              	.LASF42:
 2475 102d 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2475      735F696E 
 2475      74657272 
 2475      75707473 
 2475      5F697063 
 2476              	.LASF137:
 2477 1049 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2477      696E7465 
 2477      72727570 
 2477      74735F35 
 2477      5F495251 
 2478              	.LASF190:
 2479 105f 73697A65 		.ascii	"sizetype\000"
 2479      74797065 
 2479      00
 2480              	.LASF272:
 2481 1068 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2481      73436D34 
 2481      4E6D6943 
 2481      746C4F66 
 2481      66736574 
 2482              	.LASF179:
 2483 107d 52455345 		.ascii	"RESERVED0\000"
 2483      52564544 
 2483      3000
 2484              	.LASF254:
 2485 1087 70657269 		.ascii	"periDiv8CtlOffset\000"
 2485      44697638 
 2485      43746C4F 
 2485      66667365 
 2485      7400
 2486              	.LASF183:
 2487 1099 52455345 		.ascii	"RESERVED2\000"
 2487      52564544 
 2487      3200
 2488              	.LASF185:
 2489 10a3 52455345 		.ascii	"RESERVED3\000"
 2489      52564544 
 2489      3300
 2490              	.LASF187:
 2491 10ad 52455345 		.ascii	"RESERVED4\000"
 2491      52564544 
 2491      3400
 2492              	.LASF188:
 2493 10b7 52455345 		.ascii	"RESERVED5\000"
 2493      52564544 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 92


 2493      3500
 2494              	.LASF22:
 2495 10c1 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2495      5F696E74 
 2495      65727275 
 2495      7074735F 
 2495      6770696F 
 2496              	.LASF34:
 2497 10de 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2497      735F696E 
 2497      74657272 
 2497      7570745F 
 2497      4952516E 
 2498              	.LASF167:
 2499 10f3 6C6F6E67 		.ascii	"long int\000"
 2499      20696E74 
 2499      00
 2500              	.LASF91:
 2501 10fc 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2501      735F696E 
 2501      74657272 
 2501      75707473 
 2501      5F647731 
 2502              	.LASF203:
 2503 1119 63707573 		.ascii	"cpussVersion\000"
 2503      73566572 
 2503      73696F6E 
 2503      00
 2504              	.LASF292:
 2505 1126 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2505      52784275 
 2505      66666572 
 2505      00
 2506              	.LASF207:
 2507 1133 6770696F 		.ascii	"gpioVersion\000"
 2507      56657273 
 2507      696F6E00 
 2508              	.LASF6:
 2509 113f 53564361 		.ascii	"SVCall_IRQn\000"
 2509      6C6C5F49 
 2509      52516E00 
 2510              	.LASF1:
 2511 114b 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2511      61736B61 
 2511      626C6549 
 2511      6E745F49 
 2511      52516E00 
 2512              	.LASF128:
 2513 115f 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2513      6D5F315F 
 2513      696E7465 
 2513      72727570 
 2513      74735F32 
 2514              	.LASF206:
 2515 117a 666C6173 		.ascii	"flashcVersion\000"
 2515      68635665 
 2515      7273696F 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 93


 2515      6E00
 2516              	.LASF228:
 2517 1188 70726F74 		.ascii	"protBusMasterMask\000"
 2517      4275734D 
 2517      61737465 
 2517      724D6173 
 2517      6B00
 2518              	.LASF197:
 2519 119a 70726F74 		.ascii	"protBase\000"
 2519      42617365 
 2519      00
 2520              	.LASF57:
 2521 11a3 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2521      365F696E 
 2521      74657272 
 2521      7570745F 
 2521      4952516E 
 2522              	.LASF291:
 2523 11b8 4932435F 		.ascii	"I2C_Wakeup\000"
 2523      57616B65 
 2523      757000
 2524              	.LASF47:
 2525 11c3 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 2525      735F696E 
 2525      74657272 
 2525      75707473 
 2525      5F697063 
 2526              	.LASF24:
 2527 11e0 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2527      5F696E74 
 2527      65727275 
 2527      7074735F 
 2527      6770696F 
 2528              	.LASF41:
 2529 11fd 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2529      735F696E 
 2529      74657272 
 2529      75707473 
 2529      5F697063 
 2530              	.LASF88:
 2531 1219 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2531      735F696E 
 2531      74657272 
 2531      75707473 
 2531      5F647731 
 2532              	.LASF18:
 2533 1236 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2533      5F696E74 
 2533      65727275 
 2533      7074735F 
 2533      6770696F 
 2534              	.LASF267:
 2535 1252 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 2535      73436D34 
 2535      50777243 
 2535      746C4F66 
 2535      66736574 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 94


 2536              	.LASF152:
 2537 1267 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2537      5F696E74 
 2537      65727275 
 2537      70745F49 
 2537      52516E00 
 2538              	.LASF53:
 2539 127b 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2539      325F696E 
 2539      74657272 
 2539      7570745F 
 2539      4952516E 
 2540              	.LASF191:
 2541 1290 4E564943 		.ascii	"NVIC_Type\000"
 2541      5F547970 
 2541      6500
 2542              	.LASF13:
 2543 129a 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2543      5F696E74 
 2543      65727275 
 2543      7074735F 
 2543      6770696F 
 2544              	.LASF74:
 2545 12b6 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2545      735F696E 
 2545      74657272 
 2545      75707473 
 2545      5F647730 
 2546              	.LASF224:
 2547 12d3 70617373 		.ascii	"passSarChannels\000"
 2547      53617243 
 2547      68616E6E 
 2547      656C7300 
 2548              	.LASF82:
 2549 12e3 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2549      735F696E 
 2549      74657272 
 2549      75707473 
 2549      5F647731 
 2550              	.LASF130:
 2551 12ff 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2551      6D5F315F 
 2551      696E7465 
 2551      72727570 
 2551      74735F32 
 2552              	.LASF60:
 2553 131a 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2553      735F696E 
 2553      74657272 
 2553      75707473 
 2553      5F647730 
 2554              	.LASF269:
 2555 1336 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 2555      73547269 
 2555      6D526F6D 
 2555      43746C4F 
 2555      66667365 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 95


 2556              	.LASF144:
 2557 134c 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 2557      696E7465 
 2557      72727570 
 2557      74735F31 
 2557      325F4952 
 2558              	.LASF9:
 2559 1363 53797354 		.ascii	"SysTick_IRQn\000"
 2559      69636B5F 
 2559      4952516E 
 2559      00
 2560              	.LASF208:
 2561 1370 6873696F 		.ascii	"hsiomVersion\000"
 2561      6D566572 
 2561      73696F6E 
 2561      00
 2562              	.LASF77:
 2563 137d 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2563      735F696E 
 2563      74657272 
 2563      75707473 
 2563      5F647731 
 2564              	.LASF277:
 2565 1399 69706353 		.ascii	"ipcStructSize\000"
 2565      74727563 
 2565      7453697A 
 2565      6500
 2566              	.LASF169:
 2567 13a7 6C6F6E67 		.ascii	"long unsigned int\000"
 2567      20756E73 
 2567      69676E65 
 2567      6420696E 
 2567      7400
 2568              	.LASF103:
 2569 13b9 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2569      6D5F305F 
 2569      696E7465 
 2569      72727570 
 2569      74735F33 
 2570              	.LASF273:
 2571 13d3 63707573 		.ascii	"cpussRomCtl\000"
 2571      73526F6D 
 2571      43746C00 
 2572              	.LASF64:
 2573 13df 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2573      735F696E 
 2573      74657272 
 2573      75707473 
 2573      5F647730 
 2574              	.LASF176:
 2575 13fb 696E7433 		.ascii	"int32_t\000"
 2575      325F7400 
 2576              	.LASF279:
 2577 1403 63795F73 		.ascii	"cy_stc_device_t\000"
 2577      74635F64 
 2577      65766963 
 2577      655F7400 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 96


 2578              	.LASF113:
 2579 1413 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2579      6D5F315F 
 2579      696E7465 
 2579      72727570 
 2579      74735F35 
 2580              	.LASF140:
 2581 142d 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2581      696E7465 
 2581      72727570 
 2581      74735F38 
 2581      5F495251 
 2582              	.LASF196:
 2583 1443 75646242 		.ascii	"udbBase\000"
 2583      61736500 
 2584              	.LASF266:
 2585 144b 63707573 		.ascii	"cpussCm0StatusOffset\000"
 2585      73436D30 
 2585      53746174 
 2585      75734F66 
 2585      66736574 
 2586              	.LASF300:
 2587 1460 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 2587      49435F45 
 2587      6E61626C 
 2587      65495251 
 2587      00
 2588              	.LASF126:
 2589 1471 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2589      6D5F315F 
 2589      696E7465 
 2589      72727570 
 2589      74735F31 
 2590              	.LASF7:
 2591 148c 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2591      674D6F6E 
 2591      69746F72 
 2591      5F495251 
 2591      6E00
 2592              	.LASF5:
 2593 149e 55736167 		.ascii	"UsageFault_IRQn\000"
 2593      65466175 
 2593      6C745F49 
 2593      52516E00 
 2594              	.LASF108:
 2595 14ae 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2595      6D5F315F 
 2595      696E7465 
 2595      72727570 
 2595      74735F30 
 2596              	.LASF135:
 2597 14c8 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2597      696E7465 
 2597      72727570 
 2597      74735F33 
 2597      5F495251 
 2598              	.LASF162:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 97


 2599 14de 756E7369 		.ascii	"unsigned char\000"
 2599      676E6564 
 2599      20636861 
 2599      7200
 2600              	.LASF168:
 2601 14ec 5F5F7569 		.ascii	"__uint32_t\000"
 2601      6E743332 
 2601      5F7400
 2602              	.LASF278:
 2603 14f7 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2603      6F636B53 
 2603      74617475 
 2603      734F6666 
 2603      73657400 
 2604              	.LASF121:
 2605 150b 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2605      6D5F315F 
 2605      696E7465 
 2605      72727570 
 2605      74735F31 
 2606              	.LASF39:
 2607 1526 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2607      735F696E 
 2607      74657272 
 2607      75707473 
 2607      5F697063 
 2608              	.LASF234:
 2609 1542 666C6173 		.ascii	"flashEraseDelay\000"
 2609      68457261 
 2609      73654465 
 2609      6C617900 
 2610              	.LASF65:
 2611 1552 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2611      735F696E 
 2611      74657272 
 2611      75707473 
 2611      5F647730 
 2612              	.LASF289:
 2613 156e 4932435F 		.ascii	"I2C_RestoreConfig\000"
 2613      52657374 
 2613      6F726543 
 2613      6F6E6669 
 2613      6700
 2614              	.LASF240:
 2615 1580 64774368 		.ascii	"dwChOffset\000"
 2615      4F666673 
 2615      657400
 2616              	.LASF180:
 2617 158b 49434552 		.ascii	"ICER\000"
 2617      00
 2618              	.LASF186:
 2619 1590 49414252 		.ascii	"IABR\000"
 2619      00
 2620              	.LASF26:
 2621 1595 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2621      5F696E74 
 2621      65727275 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 98


 2621      70745F76 
 2621      64645F49 
 2622              	.LASF161:
 2623 15ad 5F5F7569 		.ascii	"__uint8_t\000"
 2623      6E74385F 
 2623      7400
 2624              	.LASF49:
 2625 15b7 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2625      735F696E 
 2625      74657272 
 2625      75707473 
 2625      5F697063 
 2626              	.LASF0:
 2627 15d4 52657365 		.ascii	"Reset_IRQn\000"
 2627      745F4952 
 2627      516E00
 2628              	.LASF230:
 2629 15df 666C6173 		.ascii	"flashRwwRequired\000"
 2629      68527777 
 2629      52657175 
 2629      69726564 
 2629      00
 2630              	.LASF259:
 2631 15f0 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 2631      50727443 
 2631      66674F66 
 2631      66736574 
 2631      00
 2632              	.LASF225:
 2633 1601 65704D6F 		.ascii	"epMonitorNr\000"
 2633      6E69746F 
 2633      724E7200 
 2634              	.LASF68:
 2635 160d 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2635      735F696E 
 2635      74657272 
 2635      75707473 
 2635      5F647730 
 2636              	.LASF2:
 2637 1629 48617264 		.ascii	"HardFault_IRQn\000"
 2637      4661756C 
 2637      745F4952 
 2637      516E00
 2638              	.LASF159:
 2639 1638 7369676E 		.ascii	"signed char\000"
 2639      65642063 
 2639      68617200 
 2640              	.LASF148:
 2641 1644 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2641      5F696E74 
 2641      65727275 
 2641      70745F73 
 2641      61725F49 
 2642              	.LASF132:
 2643 165c 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2643      696E7465 
 2643      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 99


 2643      74735F30 
 2643      5F495251 
 2644              	.LASF213:
 2645 1672 63707573 		.ascii	"cpussIpcIrqNr\000"
 2645      73497063 
 2645      4972714E 
 2645      7200
 2646              	.LASF243:
 2647 1680 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2647      43746C50 
 2647      7265656D 
 2647      70746162 
 2647      6C65506F 
 2648              	.LASF118:
 2649 1696 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2649      6D5F315F 
 2649      696E7465 
 2649      72727570 
 2649      74735F31 
 2650              	.LASF15:
 2651 16b1 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2651      5F696E74 
 2651      65727275 
 2651      7074735F 
 2651      6770696F 
 2652              	.LASF44:
 2653 16cd 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2653      735F696E 
 2653      74657272 
 2653      75707473 
 2653      5F697063 
 2654              	.LASF182:
 2655 16e9 49535052 		.ascii	"ISPR\000"
 2655      00
 2656              	.LASF210:
 2657 16ee 70657269 		.ascii	"periVersion\000"
 2657      56657273 
 2657      696F6E00 
 2658              	.LASF93:
 2659 16fa 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2659      735F696E 
 2659      74657272 
 2659      75707473 
 2659      5F666175 
 2660              	.LASF283:
 2661 1718 75696E74 		.ascii	"uint8\000"
 2661      3800
 2662              	.LASF282:
 2663 171e 646F7562 		.ascii	"double\000"
 2663      6C6500
 2664              	.LASF200:
 2665 1725 70617373 		.ascii	"passBase\000"
 2665      42617365 
 2665      00
 2666              	.LASF237:
 2667 172e 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 2667      6843746C 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 100


 2667      4D61696E 
 2667      57733246 
 2667      72657100 
 2668              	.LASF10:
 2669 1742 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2669      5F696E74 
 2669      65727275 
 2669      7074735F 
 2669      6770696F 
 2670              	.LASF71:
 2671 175e 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2671      735F696E 
 2671      74657272 
 2671      75707473 
 2671      5F647730 
 2672              	.LASF239:
 2673 177b 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 2673      6843746C 
 2673      4D61696E 
 2673      57733446 
 2673      72657100 
 2674              	.LASF79:
 2675 178f 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2675      735F696E 
 2675      74657272 
 2675      75707473 
 2675      5F647731 
 2676              	.LASF105:
 2677 17ab 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2677      6D5F305F 
 2677      696E7465 
 2677      72727570 
 2677      74735F35 
 2678              	.LASF94:
 2679 17c5 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2679      735F696E 
 2679      74657272 
 2679      7570745F 
 2679      63727970 
 2680              	.LASF100:
 2681 17e1 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2681      6D5F305F 
 2681      696E7465 
 2681      72727570 
 2681      74735F30 
 2682              	.LASF209:
 2683 17fb 69706356 		.ascii	"ipcVersion\000"
 2683      65727369 
 2683      6F6E00
 2684              	.LASF38:
 2685 1806 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2685      735F696E 
 2685      74657272 
 2685      75707473 
 2685      5F697063 
 2686              	.LASF58:
 2687 1822 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccjGSLSw.s 			page 101


 2687      375F696E 
 2687      74657272 
 2687      7570745F 
 2687      4952516E 
 2688              	.LASF98:
 2689 1837 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2689      735F696E 
 2689      74657272 
 2689      75707473 
 2689      5F636D34 
 2690              	.LASF110:
 2691 1857 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2691      6D5F315F 
 2691      696E7465 
 2691      72727570 
 2691      74735F32 
 2692              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
