\doxysection{mac\+\_\+cell\+\_\+processor.\+h}
\hypertarget{mac__cell__processor_8h_source}{}\label{mac__cell__processor_8h_source}\index{lib/mac/mac\_dl/mac\_cell\_processor.h@{lib/mac/mac\_dl/mac\_cell\_processor.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{00002\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00003\ \textcolor{comment}{\ *\ Copyright\ 2021-\/2024\ Software\ Radio\ Systems\ Limited}}
\DoxyCodeLine{00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00005\ \textcolor{comment}{\ *\ This\ file\ is\ part\ of\ srsRAN.}}
\DoxyCodeLine{00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00007\ \textcolor{comment}{\ *\ srsRAN\ is\ free\ software:\ you\ can\ redistribute\ it\ and/or\ modify}}
\DoxyCodeLine{00008\ \textcolor{comment}{\ *\ it\ under\ the\ terms\ of\ the\ GNU\ Affero\ General\ Public\ License\ as}}
\DoxyCodeLine{00009\ \textcolor{comment}{\ *\ published\ by\ the\ Free\ Software\ Foundation,\ either\ version\ 3\ of}}
\DoxyCodeLine{00010\ \textcolor{comment}{\ *\ the\ License,\ or\ (at\ your\ option)\ any\ later\ version.}}
\DoxyCodeLine{00011\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00012\ \textcolor{comment}{\ *\ srsRAN\ is\ distributed\ in\ the\ hope\ that\ it\ will\ be\ useful,}}
\DoxyCodeLine{00013\ \textcolor{comment}{\ *\ but\ WITHOUT\ ANY\ WARRANTY;\ without\ even\ the\ implied\ warranty\ of}}
\DoxyCodeLine{00014\ \textcolor{comment}{\ *\ MERCHANTABILITY\ or\ FITNESS\ FOR\ A\ PARTICULAR\ PURPOSE.\ \ See\ the}}
\DoxyCodeLine{00015\ \textcolor{comment}{\ *\ GNU\ Affero\ General\ Public\ License\ for\ more\ details.}}
\DoxyCodeLine{00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00017\ \textcolor{comment}{\ *\ A\ copy\ of\ the\ GNU\ Affero\ General\ Public\ License\ can\ be\ found\ in}}
\DoxyCodeLine{00018\ \textcolor{comment}{\ *\ the\ LICENSE\ file\ in\ the\ top-\/level\ directory\ of\ this\ distribution}}
\DoxyCodeLine{00019\ \textcolor{comment}{\ *\ and\ at\ http://www.gnu.org/licenses/.}}
\DoxyCodeLine{00020\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00021\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{pragma}\ \textcolor{preprocessor}{once}}
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \textcolor{preprocessor}{"{}../mac\_ctrl/mac\_config.h"{}}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{dl__sch__pdu__assembler_8h}{"{}dl\_sch\_pdu\_assembler.h"{}}}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{mac__dl__ue__manager_8h}{"{}mac\_dl\_ue\_manager.h"{}}}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{mac__scheduler__cell__info__handler_8h}{"{}mac\_scheduler\_cell\_info\_handler.h"{}}}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{paging__pdu__assembler_8h}{"{}paging\_pdu\_assembler.h"{}}}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{rar__pdu__assembler_8h}{"{}rar\_pdu\_assembler.h"{}}}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{sib__pdu__assembler_8h}{"{}sib\_pdu\_assembler.h"{}}}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \mbox{\hyperlink{ssb__assembler_8h}{"{}ssb\_assembler.h"{}}}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \textcolor{preprocessor}{"{}srsran/mac/mac.h"{}}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \textcolor{preprocessor}{"{}srsran/pcap/dlt\_pcap.h"{}}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \textcolor{preprocessor}{"{}srsran/scheduler/mac\_scheduler.h"{}}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#}\textcolor{preprocessor}{include}\ \textcolor{preprocessor}{"{}srsran/support/memory\_pool/ring\_buffer\_pool.h"{}}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{keyword}{namespace}\ \mbox{\hyperlink{namespacesrsran}{srsran}}\ \{}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{keyword}{class}\ mac\_cell\_processor\ \textcolor{keyword}{final}\ :\ \textcolor{keyword}{public}\ \mbox{\hyperlink{classsrsran_1_1mac__cell__slot__handler}{mac\_cell\_slot\_handler}},\ \textcolor{keyword}{public}\ \mbox{\hyperlink{classsrsran_1_1mac__cell__controller}{mac\_cell\_controller}}}
\DoxyCodeLine{00041\ \{}
\DoxyCodeLine{00042\ \textcolor{keyword}{public}:}
\DoxyCodeLine{00043\ \ \ mac\_cell\_processor(\textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1mac__cell__creation__request}{mac\_cell\_creation\_request}}\&\ cell\_cfg\_req,}
\DoxyCodeLine{00044\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1mac__scheduler__cell__info__handler}{mac\_scheduler\_cell\_info\_handler}}\&\ sched,}
\DoxyCodeLine{00045\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mac\_dl\_ue\_manager\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ue\_mng,}
\DoxyCodeLine{00046\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1mac__cell__result__notifier}{mac\_cell\_result\_notifier}}\&\ \ \ \ \ \ \ \ phy\_notifier,}
\DoxyCodeLine{00047\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ cell\_exec,}
\DoxyCodeLine{00048\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ slot\_exec,}
\DoxyCodeLine{00049\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ err\_ind\_exec,}
\DoxyCodeLine{00050\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctrl\_exec,}
\DoxyCodeLine{00051\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1mac__pcap}{mac\_pcap}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pcap);}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \ \ \textcolor{comment}{///\ Starts\ configured\ cell.}}
\DoxyCodeLine{00054\ \ \ \mbox{\hyperlink{classsrsran_1_1async__task}{async\_task}}<\textcolor{keywordtype}{void}>\ \mbox{\hyperlink{classsrsran_1_1mac__cell__processor_a7be137b2bec8a087a10b821cc1d6b899}{start}}()\ \textcolor{keyword}{override};}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ \ \ \textcolor{comment}{///\ Stops\ configured\ cell.}}
\DoxyCodeLine{00057\ \ \ \mbox{\hyperlink{classsrsran_1_1async__task}{async\_task}}<\textcolor{keywordtype}{void}>\ \mbox{\hyperlink{classsrsran_1_1mac__cell__processor_a932de6bc92cded74d4a97a2478b8d631}{stop}}()\ \textcolor{keyword}{override};}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{classsrsran_1_1mac__cell__processor_a8d3d3976aee75f20521c008287437ab2}{handle\_slot\_indication}}(\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\ sl\_tx)\ \textcolor{keyword}{override};}
\DoxyCodeLine{00060\ \ \ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{classsrsran_1_1mac__cell__processor_ad70ecc1f71fee21e111b722103deb954}{handle\_error\_indication}}(\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\ sl\_tx,\ \mbox{\hyperlink{structsrsran_1_1mac__cell__slot__handler_1_1error__event}{error\_event}}\ event)\ \textcolor{keyword}{override};}
\DoxyCodeLine{00061\ }
\DoxyCodeLine{00062\ \textcolor{keyword}{private}:}
\DoxyCodeLine{00063\ \ \ \textcolor{keywordtype}{void}\ handle\_slot\_indication\_impl(\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\ sl\_tx);}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \ \ \textcolor{comment}{///\ Assemble\ struct\ that\ is\ going\ to\ be\ passed\ down\ to\ PHY\ with\ the\ DL\ scheduling\ result.}}
\DoxyCodeLine{00066\ \ \ \textcolor{comment}{///\ \(\backslash\)remark\ FAPI\ will\ use\ this\ struct\ to\ generate\ a\ DL\_TTI.Request.}}
\DoxyCodeLine{00067\ \ \ \textcolor{keywordtype}{void}\ assemble\_dl\_sched\_request(\mbox{\hyperlink{structsrsran_1_1mac__dl__sched__result}{mac\_dl\_sched\_result}}\&\ \ \ mac\_res,}
\DoxyCodeLine{00068\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\ \ \ \ \ \ \ \ \ \ \ \ \ sl\_tx,}
\DoxyCodeLine{00069\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a5b995a7b11715f3042e18281c21991ff}{du\_cell\_index\_t}}\ \ \ \ \ \ \ \ cell\_index,}
\DoxyCodeLine{00070\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1dl__sched__result}{dl\_sched\_result}}\&\ dl\_res);}
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00072\ \ \ \textcolor{comment}{///\ Assemble\ struct\ with\ the\ MAC\ PDUs\ of\ a\ given\ slot\ and\ cell\ that\ is\ going\ be\ passed\ to\ the\ PHY.}}
\DoxyCodeLine{00073\ \ \ \textcolor{comment}{///\ \(\backslash\)remark\ FAPI\ will\ use\ this\ struct\ to\ generate\ a\ Tx\_Data.Request.}}
\DoxyCodeLine{00074\ \ \ \textcolor{keywordtype}{void}\ assemble\_dl\_data\_request(\mbox{\hyperlink{structsrsran_1_1mac__dl__data__result}{mac\_dl\_data\_result}}\&\ \ \ \ mac\_data,}
\DoxyCodeLine{00075\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\ \ \ \ \ \ \ \ \ \ \ \ \ sl\_tx,}
\DoxyCodeLine{00076\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a5b995a7b11715f3042e18281c21991ff}{du\_cell\_index\_t}}\ \ \ \ \ \ \ \ cell\_index,}
\DoxyCodeLine{00077\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1dl__sched__result}{dl\_sched\_result}}\&\ dl\_res);}
\DoxyCodeLine{00078\ }
\DoxyCodeLine{00079\ \ \ \textcolor{comment}{///\ Update\ DL\ buffer\ states\ of\ the\ allocated\ DL\ bearers.}}
\DoxyCodeLine{00080\ \ \ \textcolor{keywordtype}{void}\ update\_logical\_channel\_dl\_buffer\_states(\textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1dl__sched__result}{dl\_sched\_result}}\&\ dl\_res);}
\DoxyCodeLine{00081\ }
\DoxyCodeLine{00082\ \ \ \textcolor{keywordtype}{void}\ write\_tx\_pdu\_pcap(\textcolor{keyword}{const}\ \mbox{\hyperlink{classsrsran_1_1slot__point}{slot\_point}}\&\ sl\_tx,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1sched__result}{sched\_result}}\&\ sl\_res,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1mac__dl__data__result}{mac\_dl\_data\_result}}\&\ dl\_res);}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ \ \ srslog::basic\_logger\&\ \ \ \ \ \ \ \ \ \ \ logger;}
\DoxyCodeLine{00085\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{structsrsran_1_1mac__cell__creation__request}{mac\_cell\_creation\_request}}\ cell\_cfg;}
\DoxyCodeLine{00086\ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ cell\_exec;}
\DoxyCodeLine{00087\ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ slot\_exec;}
\DoxyCodeLine{00088\ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ err\_ind\_exec;}
\DoxyCodeLine{00089\ \ \ \mbox{\hyperlink{classsrsran_1_1task__executor}{task\_executor}}\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctrl\_exec;}
\DoxyCodeLine{00090\ \ \ \mbox{\hyperlink{classsrsran_1_1mac__cell__result__notifier}{mac\_cell\_result\_notifier}}\&\ \ \ \ \ \ \ phy\_cell;}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{classsrsran_1_1ticking__ring__buffer__pool}{ticking\_ring\_buffer\_pool}}\ pdu\_pool;}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \ \ \textcolor{comment}{///\ ssb\_helper:\ contains\ the\ SSB-\/specific\ parameters\ that\ are\ derived\ from\ those\ passed\ by\ the\ DU\ interface.\ These}}
\DoxyCodeLine{00095\ \ \ \textcolor{comment}{///\ parameters\ are\ passed\ to\ the\ scheduler\ and\ also\ also\ to\ the\ PHY\ to\ generate\ the\ SSB\ PDU\ and\ PBCH\ payload.}}
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{classsrsran_1_1ssb__assembler}{ssb\_assembler}}\ ssb\_helper;}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \ \ \mbox{\hyperlink{classsrsran_1_1sib__pdu__assembler}{sib\_pdu\_assembler}}\ \ \ \ sib\_assembler;}
\DoxyCodeLine{00099\ \ \ \mbox{\hyperlink{classsrsran_1_1rar__pdu__assembler}{rar\_pdu\_assembler}}\ \ \ \ rar\_assembler;}
\DoxyCodeLine{00100\ \ \ dl\_sch\_pdu\_assembler\ dlsch\_assembler;}
\DoxyCodeLine{00101\ \ \ \mbox{\hyperlink{classsrsran_1_1paging__pdu__assembler}{paging\_pdu\_assembler}}\ paging\_assembler;}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \ \ \mbox{\hyperlink{classsrsran_1_1mac__scheduler__cell__info__handler}{mac\_scheduler\_cell\_info\_handler}}\&\ sched;}
\DoxyCodeLine{00104\ \ \ mac\_dl\_ue\_manager\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ue\_mng;}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \ \ \textcolor{comment}{///\ Represents\ activation\ cell\ state.}}
\DoxyCodeLine{00107\ \ \ \textcolor{comment}{//\ Note:\ For\ now,\ cells\ start\ active.}}
\DoxyCodeLine{00108\ \ \ \textcolor{keyword}{enum}\ \textcolor{keyword}{class}\ cell\_state\ \{\ inactive,\ active\ \}\ state\ =\ cell\_state::active;}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \ \ \mbox{\hyperlink{classsrsran_1_1mac__pcap}{mac\_pcap}}\&\ pcap;}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \ \ \textcolor{keywordtype}{bool}\ sib1\_pcap\_dumped\ =\ \textcolor{keyword}{false};}
\DoxyCodeLine{00113\ \};}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00115\ \}\ \textcolor{comment}{//\ namespace\ srsran}}

\end{DoxyCode}
