set ::env(PROJECT_NAME) up_counter
set ::env(DESIGN_TOP) param_up_counter
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/RS/up_counter/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/RS/up_counter/rtl/param_up_counter.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) scalable_counters
