
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6f4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  0800a8c4  0800a8c4  0000b8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac48  0800ac48  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac48  0800ac48  0000bc48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac50  0800ac50  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac50  0800ac50  0000bc50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac54  0800ac54  0000bc54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800ac58  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026e8  20000064  0800acbc  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000274c  0800acbc  0000c74c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000151a6  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000321e  00000000  00000000  0002123a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  00024458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db7  00000000  00000000  000255c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bbb  00000000  00000000  00026377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cfd  00000000  00000000  00049f32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d49bf  00000000  00000000  00061c2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001365ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e34  00000000  00000000  00136634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013b468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a8ac 	.word	0x0800a8ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	0800a8ac 	.word	0x0800a8ac

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f0 	.word	0x200006f0
 8000630:	200006f4 	.word	0x200006f4

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f4 	.word	0x200006f4
 800067c:	20000668 	.word	0x20000668

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 fc6b 	bl	8009f74 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 fc47 	bl	8008fd0 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006e8 	.word	0x200006e8
 8000760:	20000080 	.word	0x20000080
 8000764:	200006ec 	.word	0x200006ec
 8000768:	200025b8 	.word	0x200025b8

0800076c <ColorBuffer_IsEmpty>:

/**
 * @brief Check if color buffer is empty (only at startup)
 * @return 1 if empty, 0 otherwise
 */
uint8_t ColorBuffer_IsEmpty(void) {
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    // Buffer is considered non-empty after first write
    // We don't track empty state since we only need timestamp search
    return 0; // Always return not empty for timestamp searches
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <ColorBuffer_Put>:
 * @brief Add new color data entry to buffer (simplified - only write)
 * @param data Pointer to TCS34725_Data_t structure
 * @param timestamp Timestamp in milliseconds
 * @return 1 always (buffer wraps around automatically)
 */
uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000786:	b672      	cpsid	i
}
 8000788:	bf00      	nop
    __disable_irq();

    // Simply write data and move write position (circular)
    ColorBuffer[ColorBuffer_WritePos].data = *data;
 800078a:	4b17      	ldr	r3, [pc, #92]	@ (80007e8 <ColorBuffer_Put+0x6c>)
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	4917      	ldr	r1, [pc, #92]	@ (80007ec <ColorBuffer_Put+0x70>)
 8000790:	4613      	mov	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	4413      	add	r3, r2
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	440b      	add	r3, r1
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	6810      	ldr	r0, [r2, #0]
 800079e:	6851      	ldr	r1, [r2, #4]
 80007a0:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_WritePos].timestamp = timestamp;
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <ColorBuffer_Put+0x6c>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	4911      	ldr	r1, [pc, #68]	@ (80007ec <ColorBuffer_Put+0x70>)
 80007a8:	4613      	mov	r3, r2
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	4413      	add	r3, r2
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	440b      	add	r3, r1
 80007b2:	3308      	adds	r3, #8
 80007b4:	683a      	ldr	r2, [r7, #0]
 80007b6:	601a      	str	r2, [r3, #0]
    ColorBuffer_WritePos = (ColorBuffer_WritePos + 1) % COLOR_BUFFER_SIZE;
 80007b8:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <ColorBuffer_Put+0x6c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	1c5a      	adds	r2, r3, #1
 80007be:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <ColorBuffer_Put+0x74>)
 80007c0:	fba3 1302 	umull	r1, r3, r3, r2
 80007c4:	099b      	lsrs	r3, r3, #6
 80007c6:	f44f 7116 	mov.w	r1, #600	@ 0x258
 80007ca:	fb01 f303 	mul.w	r3, r1, r3
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <ColorBuffer_Put+0x6c>)
 80007d2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007d4:	b662      	cpsie	i
}
 80007d6:	bf00      	nop

    __enable_irq();

    return 1;
 80007d8:	2301      	movs	r3, #1
}
 80007da:	4618      	mov	r0, r3
 80007dc:	370c      	adds	r7, #12
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	20002318 	.word	0x20002318
 80007ec:	200006f8 	.word	0x200006f8
 80007f0:	1b4e81b5 	.word	0x1b4e81b5

080007f4 <ColorBuffer_GetLatest>:

/**
 * @brief Get latest (most recent) color data entry (same logic as UART)
 * @return Pointer to ColorBufferEntry_t or NULL if buffer is empty
 */
ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
    if (ColorBuffer_IsEmpty()) {
 80007fa:	f7ff ffb7 	bl	800076c <ColorBuffer_IsEmpty>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <ColorBuffer_GetLatest+0x14>
        return NULL;
 8000804:	2300      	movs	r3, #0
 8000806:	e012      	b.n	800082e <ColorBuffer_GetLatest+0x3a>
    }

    // Latest entry is at write_pos-1 position (same as UART - last written)
    uint32_t latest_index;
    if (ColorBuffer_WritePos == 0) {
 8000808:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <ColorBuffer_GetLatest+0x44>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d103      	bne.n	8000818 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 8000810:	f240 2357 	movw	r3, #599	@ 0x257
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	e003      	b.n	8000820 <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_WritePos - 1;
 8000818:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <ColorBuffer_GetLatest+0x44>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3b01      	subs	r3, #1
 800081e:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	4a04      	ldr	r2, [pc, #16]	@ (800083c <ColorBuffer_GetLatest+0x48>)
 800082c:	4413      	add	r3, r2
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20002318 	.word	0x20002318
 800083c:	200006f8 	.word	0x200006f8

08000840 <ColorBuffer_GetByTimeOffset>:
/**
 * @brief Get color data entry by time offset from current time
 * @param timeOffsetMs Time offset in milliseconds (0 = latest, higher = older)
 * @return Pointer to ColorBufferEntry_t or NULL if not found or out of range
 */
ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
    // Validate time offset range: 00001 - Tmax = 600 * Tint
    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 8000848:	4b27      	ldr	r3, [pc, #156]	@ (80008e8 <ColorBuffer_GetByTimeOffset+0xa8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d003      	beq.n	8000864 <ColorBuffer_GetByTimeOffset+0x24>
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	429a      	cmp	r2, r3
 8000862:	d901      	bls.n	8000868 <ColorBuffer_GetByTimeOffset+0x28>
        return NULL; // Invalid range
 8000864:	2300      	movs	r3, #0
 8000866:	e03b      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
    }

    // Get current timestamp (assuming HAL_GetTick() gives current time)
    uint32_t currentTime = HAL_GetTick();
 8000868:	f003 f926 	bl	8003ab8 <HAL_GetTick>
 800086c:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	60fb      	str	r3, [r7, #12]

    // Start from latest entry (write_pos - 1) and search backwards through entire buffer
    uint32_t index;
    if (ColorBuffer_WritePos == 0) {
 8000876:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d103      	bne.n	8000886 <ColorBuffer_GetByTimeOffset+0x46>
        index = COLOR_BUFFER_SIZE - 1;
 800087e:	f240 2357 	movw	r3, #599	@ 0x257
 8000882:	61fb      	str	r3, [r7, #28]
 8000884:	e003      	b.n	800088e <ColorBuffer_GetByTimeOffset+0x4e>
    } else {
        index = ColorBuffer_WritePos - 1;
 8000886:	4b19      	ldr	r3, [pc, #100]	@ (80008ec <ColorBuffer_GetByTimeOffset+0xac>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	3b01      	subs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
    }

    // Search through all buffer entries (circular)
    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
 8000892:	e020      	b.n	80008d6 <ColorBuffer_GetByTimeOffset+0x96>
        if (ColorBuffer[index].timestamp <= targetTime) {
 8000894:	4916      	ldr	r1, [pc, #88]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 8000896:	69fa      	ldr	r2, [r7, #28]
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	3308      	adds	r3, #8
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d307      	bcc.n	80008bc <ColorBuffer_GetByTimeOffset+0x7c>
            // Found entry that is at or before target time
            return &ColorBuffer[index];
 80008ac:	69fa      	ldr	r2, [r7, #28]
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4a0e      	ldr	r2, [pc, #56]	@ (80008f0 <ColorBuffer_GetByTimeOffset+0xb0>)
 80008b8:	4413      	add	r3, r2
 80008ba:	e011      	b.n	80008e0 <ColorBuffer_GetByTimeOffset+0xa0>
        }

        // Move to previous entry (circular)
        if (index == 0) {
 80008bc:	69fb      	ldr	r3, [r7, #28]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d103      	bne.n	80008ca <ColorBuffer_GetByTimeOffset+0x8a>
            index = COLOR_BUFFER_SIZE - 1;
 80008c2:	f240 2357 	movw	r3, #599	@ 0x257
 80008c6:	61fb      	str	r3, [r7, #28]
 80008c8:	e002      	b.n	80008d0 <ColorBuffer_GetByTimeOffset+0x90>
        } else {
            index--;
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	3b01      	subs	r3, #1
 80008ce:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < COLOR_BUFFER_SIZE; i++) {
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	3301      	adds	r3, #1
 80008d4:	61bb      	str	r3, [r7, #24]
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80008dc:	d3da      	bcc.n	8000894 <ColorBuffer_GetByTimeOffset+0x54>
        }
    }
    return NULL;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3720      	adds	r7, #32
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20002318 	.word	0x20002318
 80008f0:	200006f8 	.word	0x200006f8

080008f4 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 80008fe:	2300      	movs	r3, #0
 8000900:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000902:	e014      	b.n	800092e <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000904:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000908:	021b      	lsls	r3, r3, #8
 800090a:	b21a      	sxth	r2, r3
 800090c:	89fb      	ldrh	r3, [r7, #14]
 800090e:	0a1b      	lsrs	r3, r3, #8
 8000910:	b29b      	uxth	r3, r3
 8000912:	4618      	mov	r0, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	1c59      	adds	r1, r3, #1
 8000918:	6079      	str	r1, [r7, #4]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4043      	eors	r3, r0
 800091e:	b2db      	uxtb	r3, r3
 8000920:	4909      	ldr	r1, [pc, #36]	@ (8000948 <crc16_ccitt+0x54>)
 8000922:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000926:	b21b      	sxth	r3, r3
 8000928:	4053      	eors	r3, r2
 800092a:	b21b      	sxth	r3, r3
 800092c:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	1e5a      	subs	r2, r3, #1
 8000932:	603a      	str	r2, [r7, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d1e5      	bne.n	8000904 <crc16_ccitt+0x10>
    }
    return crc;  // Brak końcowego XOR (0x0000)
 8000938:	89fb      	ldrh	r3, [r7, #14]
 800093a:	4618      	mov	r0, r3
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	0800a9e8 	.word	0x0800a9e8

0800094c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b10      	ldr	r3, [pc, #64]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a0f      	ldr	r2, [pc, #60]	@ (8000998 <MX_DMA_Init+0x4c>)
 800095c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <MX_DMA_Init+0x4c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	200b      	movs	r0, #11
 8000974:	f003 f9ab 	bl	8003cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000978:	200b      	movs	r0, #11
 800097a:	f003 f9c4 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	2011      	movs	r0, #17
 8000984:	f003 f9a3 	bl	8003cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000988:	2011      	movs	r0, #17
 800098a:	f003 f9bc 	bl	8003d06 <HAL_NVIC_EnableIRQ>

}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40023800 	.word	0x40023800

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	@ 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b3d      	ldr	r3, [pc, #244]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a3c      	ldr	r2, [pc, #240]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b3a      	ldr	r3, [pc, #232]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a35      	ldr	r2, [pc, #212]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b33      	ldr	r3, [pc, #204]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	4b2f      	ldr	r3, [pc, #188]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	4a2e      	ldr	r2, [pc, #184]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fa:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <MX_GPIO_Init+0x110>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a27      	ldr	r2, [pc, #156]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <MX_GPIO_Init+0x110>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2108      	movs	r1, #8
 8000a26:	4822      	ldr	r0, [pc, #136]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a28:	f003 ff50 	bl	80048cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2120      	movs	r1, #32
 8000a30:	4820      	ldr	r0, [pc, #128]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000a32:	f003 ff4b 	bl	80048cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4818      	ldr	r0, [pc, #96]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a4e:	f003 fd91 	bl	8004574 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a52:	2304      	movs	r3, #4
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a56:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	4812      	ldr	r0, [pc, #72]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a68:	f003 fd84 	bl	8004574 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	@ (8000ab0 <MX_GPIO_Init+0x114>)
 8000a84:	f003 fd76 	bl	8004574 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a88:	2320      	movs	r3, #32
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_GPIO_Init+0x118>)
 8000aa0:	f003 fd68 	bl	8004574 <HAL_GPIO_Init>

}
 8000aa4:	bf00      	nop
 8000aa6:	3728      	adds	r7, #40	@ 0x28
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40020800 	.word	0x40020800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000abe:	4a13      	ldr	r2, [pc, #76]	@ (8000b0c <MX_I2C1_Init+0x54>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ac4:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <MX_I2C1_Init+0x58>)
 8000ac6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ad6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ada:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000adc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_I2C1_Init+0x50>)
 8000af6:	f003 ff03 	bl	8004900 <HAL_I2C_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b00:	f000 f9dc 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	2000231c 	.word	0x2000231c
 8000b0c:	40005400 	.word	0x40005400
 8000b10:	000186a0 	.word	0x000186a0

08000b14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a50      	ldr	r2, [pc, #320]	@ (8000c74 <HAL_I2C_MspInit+0x160>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	f040 8099 	bne.w	8000c6a <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a4d      	ldr	r2, [pc, #308]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b42:	f043 0302 	orr.w	r3, r3, #2
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b4b      	ldr	r3, [pc, #300]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 0302 	and.w	r3, r3, #2
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b54:	23c0      	movs	r3, #192	@ 0xc0
 8000b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	2312      	movs	r3, #18
 8000b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b64:	2304      	movs	r3, #4
 8000b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4843      	ldr	r0, [pc, #268]	@ (8000c7c <HAL_I2C_MspInit+0x168>)
 8000b70:	f003 fd00 	bl	8004574 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	4b3f      	ldr	r3, [pc, #252]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b84:	4b3c      	ldr	r3, [pc, #240]	@ (8000c78 <HAL_I2C_MspInit+0x164>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000b90:	4b3b      	ldr	r3, [pc, #236]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b92:	4a3c      	ldr	r2, [pc, #240]	@ (8000c84 <HAL_I2C_MspInit+0x170>)
 8000b94:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000b96:	4b3a      	ldr	r3, [pc, #232]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000b98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b9c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b9e:	4b38      	ldr	r3, [pc, #224]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba4:	4b36      	ldr	r3, [pc, #216]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000baa:	4b35      	ldr	r3, [pc, #212]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bb0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bb2:	4b33      	ldr	r3, [pc, #204]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bb8:	4b31      	ldr	r3, [pc, #196]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000bbe:	4b30      	ldr	r3, [pc, #192]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bca:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000bd2:	482b      	ldr	r0, [pc, #172]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bd4:	f003 f8b2 	bl	8003d3c <HAL_DMA_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000bde:	f000 f96d 	bl	8000ebc <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a26      	ldr	r2, [pc, #152]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000be6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000be8:	4a25      	ldr	r2, [pc, #148]	@ (8000c80 <HAL_I2C_MspInit+0x16c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000bee:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf0:	4a26      	ldr	r2, [pc, #152]	@ (8000c8c <HAL_I2C_MspInit+0x178>)
 8000bf2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bf6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000bfa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000bfe:	2240      	movs	r2, #64	@ 0x40
 8000c00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c02:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c08:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c10:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c22:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c28:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000c2e:	4816      	ldr	r0, [pc, #88]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c30:	f003 f884 	bl	8003d3c <HAL_DMA_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000c3a:	f000 f93f 	bl	8000ebc <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c44:	4a10      	ldr	r2, [pc, #64]	@ (8000c88 <HAL_I2C_MspInit+0x174>)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	201f      	movs	r0, #31
 8000c50:	f003 f83d 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c54:	201f      	movs	r0, #31
 8000c56:	f003 f856 	bl	8003d06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	2020      	movs	r0, #32
 8000c60:	f003 f835 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c64:	2020      	movs	r0, #32
 8000c66:	f003 f84e 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c6a:	bf00      	nop
 8000c6c:	3728      	adds	r7, #40	@ 0x28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40005400 	.word	0x40005400
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	20002370 	.word	0x20002370
 8000c84:	40026010 	.word	0x40026010
 8000c88:	200023d0 	.word	0x200023d0
 8000c8c:	400260a0 	.word	0x400260a0

08000c90 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d11e      	bne.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_UART_TxCpltCallback+0x5c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d018      	beq.n	8000cde <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000cac:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	@ (8000cf4 <HAL_UART_TxCpltCallback+0x64>)
 8000cb2:	5cd3      	ldrb	r3, [r2, r3]
 8000cb4:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cbe:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000cc8:	db02      	blt.n	8000cd0 <HAL_UART_TxCpltCallback+0x40>
 8000cca:	4b09      	ldr	r3, [pc, #36]	@ (8000cf0 <HAL_UART_TxCpltCallback+0x60>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000cd0:	f107 030f 	add.w	r3, r7, #15
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4803      	ldr	r0, [pc, #12]	@ (8000ce8 <HAL_UART_TxCpltCallback+0x58>)
 8000cda:	f008 f979 	bl	8008fd0 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200025b8 	.word	0x200025b8
 8000cec:	200006e8 	.word	0x200006e8
 8000cf0:	200006ec 	.word	0x200006ec
 8000cf4:	20000080 	.word	0x20000080

08000cf8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a0e      	ldr	r2, [pc, #56]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d114      	bne.n	8000d32 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d08:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d10:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d18:	dd02      	ble.n	8000d20 <HAL_UART_RxCpltCallback+0x28>
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <HAL_UART_RxCpltCallback+0x48>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <HAL_UART_RxCpltCallback+0x4c>)
 8000d26:	4413      	add	r3, r2
 8000d28:	2201      	movs	r2, #1
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <HAL_UART_RxCpltCallback+0x44>)
 8000d2e:	f008 f985 	bl	800903c <HAL_UART_Receive_IT>

	 }
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200025b8 	.word	0x200025b8
 8000d40:	200006f0 	.word	0x200006f0
 8000d44:	20000668 	.word	0x20000668

08000d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d4c:	f002 fe4e 	bl	80039ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d50:	f000 f820 	bl	8000d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d54:	f7ff fe22 	bl	800099c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d58:	f7ff fdf8 	bl	800094c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d5c:	f002 fda2 	bl	80038a4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000d60:	f7ff feaa 	bl	8000ab8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000d64:	f002 fd28 	bl	80037b8 <MX_TIM3_Init>
  TCS34725_Init(&hi2c1);
 8000d68:	4806      	ldr	r0, [pc, #24]	@ (8000d84 <main+0x3c>)
 8000d6a:	f002 fc89 	bl	8003680 <TCS34725_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4905      	ldr	r1, [pc, #20]	@ (8000d88 <main+0x40>)
 8000d72:	4806      	ldr	r0, [pc, #24]	@ (8000d8c <main+0x44>)
 8000d74:	f008 f962 	bl	800903c <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000d78:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <main+0x48>)
 8000d7a:	f7ff fc81 	bl	8000680 <UART_TX_FSend>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   //Przetwarzanie znakow ktore przychodza do bufora kolejki UART
    process_protocol_data();
 8000d7e:	f001 fbcb 	bl	8002518 <process_protocol_data>
 8000d82:	e7fc      	b.n	8000d7e <main+0x36>
 8000d84:	2000231c 	.word	0x2000231c
 8000d88:	20000668 	.word	0x20000668
 8000d8c:	200025b8 	.word	0x200025b8
 8000d90:	0800a8c4 	.word	0x0800a8c4

08000d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b094      	sub	sp, #80	@ 0x50
 8000d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9a:	f107 031c 	add.w	r3, r7, #28
 8000d9e:	2234      	movs	r2, #52	@ 0x34
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f009 f8f0 	bl	8009f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da8:	f107 0308 	add.w	r3, r7, #8
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <SystemClock_Config+0xd4>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc0:	4a29      	ldr	r2, [pc, #164]	@ (8000e68 <SystemClock_Config+0xd4>)
 8000dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc8:	4b27      	ldr	r3, [pc, #156]	@ (8000e68 <SystemClock_Config+0xd4>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <SystemClock_Config+0xd8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000de0:	4a22      	ldr	r2, [pc, #136]	@ (8000e6c <SystemClock_Config+0xd8>)
 8000de2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <SystemClock_Config+0xd8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000df0:	603b      	str	r3, [r7, #0]
 8000df2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfc:	2310      	movs	r3, #16
 8000dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e00:	2302      	movs	r3, #2
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e04:	2300      	movs	r3, #0
 8000e06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e08:	2310      	movs	r3, #16
 8000e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e0c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e12:	2304      	movs	r3, #4
 8000e14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1e:	f107 031c 	add.w	r3, r7, #28
 8000e22:	4618      	mov	r0, r3
 8000e24:	f007 f948 	bl	80080b8 <HAL_RCC_OscConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e2e:	f000 f845 	bl	8000ebc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e32:	230f      	movs	r3, #15
 8000e34:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e36:	2302      	movs	r3, #2
 8000e38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e44:	2300      	movs	r3, #0
 8000e46:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e48:	f107 0308 	add.w	r3, r7, #8
 8000e4c:	2102      	movs	r1, #2
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f006 fde8 	bl	8007a24 <HAL_RCC_ClockConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000e5a:	f000 f82f 	bl	8000ebc <Error_Handler>
  }
}
 8000e5e:	bf00      	nop
 8000e60:	3750      	adds	r7, #80	@ 0x50
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	40007000 	.word	0x40007000

08000e70 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000eac <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d110      	bne.n	8000ea4 <HAL_TIM_PeriodElapsedCallback+0x34>
		timer_counter++;
 8000e82:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	3301      	adds	r3, #1
 8000e88:	4a09      	ldr	r2, [pc, #36]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e8a:	6013      	str	r3, [r2, #0]

		if (timer_counter >= timer_interval) {
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d305      	bcc.n	8000ea4 <HAL_TIM_PeriodElapsedCallback+0x34>
			// Start DMA read of sensor data (non-blocking)
			TCS34725_Start_DMA_Read(&hi2c1);
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e9a:	f002 fc1f 	bl	80036dc <TCS34725_Start_DMA_Read>

			timer_counter=0;
 8000e9e:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
		}

	}
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40000400 	.word	0x40000400
 8000eb0:	20002430 	.word	0x20002430
 8000eb4:	20000000 	.word	0x20000000
 8000eb8:	2000231c 	.word	0x2000231c

08000ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec0:	b672      	cpsid	i
}
 8000ec2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <Error_Handler+0x8>

08000ec8 <format_ans_data>:
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_ans_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af04      	add	r7, sp, #16
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
	return snprintf(buffer, buffer_size, "ANS"
			"R%05u"
			"G%05u"
			"B%05u"
			"C%05u", data->r, data->g, data->b, data->c);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	885b      	ldrh	r3, [r3, #2]
	return snprintf(buffer, buffer_size, "ANS"
 8000ed8:	4618      	mov	r0, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	889b      	ldrh	r3, [r3, #4]
	return snprintf(buffer, buffer_size, "ANS"
 8000ede:	461a      	mov	r2, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	88db      	ldrh	r3, [r3, #6]
	return snprintf(buffer, buffer_size, "ANS"
 8000ee4:	4619      	mov	r1, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	881b      	ldrh	r3, [r3, #0]
	return snprintf(buffer, buffer_size, "ANS"
 8000eea:	9302      	str	r3, [sp, #8]
 8000eec:	9101      	str	r1, [sp, #4]
 8000eee:	9200      	str	r2, [sp, #0]
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <format_ans_data+0x40>)
 8000ef4:	68b9      	ldr	r1, [r7, #8]
 8000ef6:	68f8      	ldr	r0, [r7, #12]
 8000ef8:	f008 ffce 	bl	8009e98 <sniprintf>
 8000efc:	4603      	mov	r3, r0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3710      	adds	r7, #16
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	0800a8d0 	.word	0x0800a8d0

08000f0c <convert_char_to_int>:
/**
 * @brief Konwertuje string cyfr ASCII na liczbę całkowitą
 * @param str Wskaźnik do stringu z cyframi ASCII
 * @return Przekonwertowana wartość lub -1 w przypadku błędu
 */
int convert_char_to_int(char *str) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	int result = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f7ff f983 	bl	8000224 <strlen>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
 8000f26:	e01e      	b.n	8000f66 <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f32:	d905      	bls.n	8000f40 <convert_char_to_int+0x34>
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b39      	cmp	r3, #57	@ 0x39
 8000f3e:	d902      	bls.n	8000f46 <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f44:	e014      	b.n	8000f70 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8000f46:	697a      	ldr	r2, [r7, #20]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	4413      	add	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4619      	mov	r1, r3
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4413      	add	r3, r2
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	3b30      	subs	r3, #48	@ 0x30
 8000f5c:	440b      	add	r3, r1
 8000f5e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	3301      	adds	r3, #1
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbdc      	blt.n	8000f28 <convert_char_to_int+0x1c>
	}
	return result;
 8000f6e:	697b      	ldr	r3, [r7, #20]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <convert_hex_to_int>:
 * @brief Konwertuje string heksadecymalny ASCII na liczbę całkowitą
 * @param hex_str Wskaźnik do stringu hex (bez prefiksu 0x)
 * @param len Długość stringu hex
 * @return Przekonwertowana wartość lub 0 w przypadku błędu
 */
uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	e035      	b.n	8000ff8 <convert_hex_to_int+0x80>
		result <<= 4;
 8000f8c:	89fb      	ldrh	r3, [r7, #14]
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	4413      	add	r3, r2
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f9c:	d910      	bls.n	8000fc0 <convert_hex_to_int+0x48>
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b39      	cmp	r3, #57	@ 0x39
 8000fa8:	d80a      	bhi.n	8000fc0 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	4413      	add	r3, r2
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	89fb      	ldrh	r3, [r7, #14]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	3b30      	subs	r3, #48	@ 0x30
 8000fbc:	81fb      	strh	r3, [r7, #14]
 8000fbe:	e018      	b.n	8000ff2 <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b40      	cmp	r3, #64	@ 0x40
 8000fca:	d910      	bls.n	8000fee <convert_hex_to_int+0x76>
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b46      	cmp	r3, #70	@ 0x46
 8000fd6:	d80a      	bhi.n	8000fee <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	4413      	add	r3, r2
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	3b37      	subs	r3, #55	@ 0x37
 8000fea:	81fb      	strh	r3, [r7, #14]
 8000fec:	e001      	b.n	8000ff2 <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e007      	b.n	8001002 <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68ba      	ldr	r2, [r7, #8]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d3c5      	bcc.n	8000f8c <convert_hex_to_int+0x14>
		}
	}
	return result;
 8001000:	89fb      	ldrh	r3, [r7, #14]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
	...

08001010 <hex_decode_string>:
 * @param hex_str Input hex string (e.g., "5354415254")
 * @param output Output buffer for decoded bytes
 * @param output_size Size of output buffer
 * @return Number of decoded bytes, or -1 on error
 */
int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	@ 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	if (!hex_str || !output || output_size == 0) {
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d005      	beq.n	800102e <hex_decode_string+0x1e>
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d002      	beq.n	800102e <hex_decode_string+0x1e>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <hex_decode_string+0x24>
		return -1;
 800102e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001032:	e051      	b.n	80010d8 <hex_decode_string+0xc8>
	}

	size_t hex_len = strlen(hex_str);
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f7ff f8f5 	bl	8000224 <strlen>
 800103a:	6238      	str	r0, [r7, #32]
	if (hex_len % 2 != 0) {
 800103c:	6a3b      	ldr	r3, [r7, #32]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <hex_decode_string+0x3c>
		return -1; // Hex string must have even length
 8001046:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800104a:	e045      	b.n	80010d8 <hex_decode_string+0xc8>
	}

	size_t byte_count = hex_len / 2;
 800104c:	6a3b      	ldr	r3, [r7, #32]
 800104e:	085b      	lsrs	r3, r3, #1
 8001050:	61fb      	str	r3, [r7, #28]
	if (byte_count >= output_size) {
 8001052:	69fa      	ldr	r2, [r7, #28]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	429a      	cmp	r2, r3
 8001058:	d302      	bcc.n	8001060 <hex_decode_string+0x50>
		return -1; // Output buffer too small
 800105a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800105e:	e03b      	b.n	80010d8 <hex_decode_string+0xc8>
	}

	for (size_t i = 0; i < byte_count; i++) {
 8001060:	2300      	movs	r3, #0
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
 8001064:	e02e      	b.n	80010c4 <hex_decode_string+0xb4>
		char hex_pair[3] = { hex_str[i * 2], hex_str[i * 2 + 1], '\0' };
 8001066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	68fa      	ldr	r2, [r7, #12]
 800106c:	4413      	add	r3, r2
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	753b      	strb	r3, [r7, #20]
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	3301      	adds	r3, #1
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	757b      	strb	r3, [r7, #21]
 8001080:	2300      	movs	r3, #0
 8001082:	75bb      	strb	r3, [r7, #22]
		uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2102      	movs	r1, #2
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff74 	bl	8000f78 <convert_hex_to_int>
 8001090:	4603      	mov	r3, r0
 8001092:	837b      	strh	r3, [r7, #26]
		if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 8001094:	8b7b      	ldrh	r3, [r7, #26]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10b      	bne.n	80010b2 <hex_decode_string+0xa2>
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4910      	ldr	r1, [pc, #64]	@ (80010e0 <hex_decode_string+0xd0>)
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f8b5 	bl	8000210 <strcmp>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <hex_decode_string+0xa2>
			return -1; // Invalid hex character
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010b0:	e012      	b.n	80010d8 <hex_decode_string+0xc8>
		}
		output[i] = (char) byte_val;
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	4413      	add	r3, r2
 80010b8:	8b7a      	ldrh	r2, [r7, #26]
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < byte_count; i++) {
 80010be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c0:	3301      	adds	r3, #1
 80010c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80010c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d3cc      	bcc.n	8001066 <hex_decode_string+0x56>
	}

	output[byte_count] = '\0';
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	4413      	add	r3, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
	return (int) byte_count;
 80010d6:	69fb      	ldr	r3, [r7, #28]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3728      	adds	r7, #40	@ 0x28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	0800a8e8 	.word	0x0800a8e8

080010e4 <hex_encode_string>:
 * @param input Input ASCII string
 * @param output Output buffer for hex string
 * @param output_size Size of output buffer
 * @return Number of hex characters written, or -1 on error
 */
int hex_encode_string(const char *input, char *output, size_t output_size) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	if (!input || !output || output_size == 0) {
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d005      	beq.n	8001102 <hex_encode_string+0x1e>
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d002      	beq.n	8001102 <hex_encode_string+0x1e>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d102      	bne.n	8001108 <hex_encode_string+0x24>
		return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001106:	e02c      	b.n	8001162 <hex_encode_string+0x7e>
	}

	size_t input_len = strlen(input);
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f7ff f88b 	bl	8000224 <strlen>
 800110e:	61b8      	str	r0, [r7, #24]
	size_t required_size = input_len * 2 + 1; // 2 hex chars per byte + null terminator
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	3301      	adds	r3, #1
 8001116:	617b      	str	r3, [r7, #20]

	if (required_size > output_size) {
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	429a      	cmp	r2, r3
 800111e:	d902      	bls.n	8001126 <hex_encode_string+0x42>
		return -1; // Output buffer too small
 8001120:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001124:	e01d      	b.n	8001162 <hex_encode_string+0x7e>
	}

	for (size_t i = 0; i < input_len; i++) {
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	e00e      	b.n	800114a <hex_encode_string+0x66>
		sprintf(&output[i * 2], "%02X", (uint8_t) input[i]);
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	68ba      	ldr	r2, [r7, #8]
 8001132:	18d0      	adds	r0, r2, r3
 8001134:	68fa      	ldr	r2, [r7, #12]
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	4413      	add	r3, r2
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	490b      	ldr	r1, [pc, #44]	@ (800116c <hex_encode_string+0x88>)
 8001140:	f008 fee0 	bl	8009f04 <siprintf>
	for (size_t i = 0; i < input_len; i++) {
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	3301      	adds	r3, #1
 8001148:	61fb      	str	r3, [r7, #28]
 800114a:	69fa      	ldr	r2, [r7, #28]
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	429a      	cmp	r2, r3
 8001150:	d3ec      	bcc.n	800112c <hex_encode_string+0x48>
	}

	output[input_len * 2] = '\0';
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	4413      	add	r3, r2
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
	return (int) (input_len * 2);
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	005b      	lsls	r3, r3, #1
}
 8001162:	4618      	mov	r0, r3
 8001164:	3720      	adds	r7, #32
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	0800a8ec 	.word	0x0800a8ec

08001170 <parse_command>:
/**
 * @brief Parsuje komendę z stringa i zwraca odpowiadający enum Command
 * @param command_str String z komendą
 * @return Command wartość enum
 */
Command parse_command(const char *command_str) {
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d102      	bne.n	8001184 <parse_command+0x14>
		return CMD_INVALID;
 800117e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001182:	e06d      	b.n	8001260 <parse_command+0xf0>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 8001184:	4938      	ldr	r1, [pc, #224]	@ (8001268 <parse_command+0xf8>)
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff f842 	bl	8000210 <strcmp>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <parse_command+0x26>
		return START_CMD;
 8001192:	2300      	movs	r3, #0
 8001194:	e064      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 8001196:	4935      	ldr	r1, [pc, #212]	@ (800126c <parse_command+0xfc>)
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff f839 	bl	8000210 <strcmp>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <parse_command+0x38>
		return STOP_CMD;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e05b      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 80011a8:	4931      	ldr	r1, [pc, #196]	@ (8001270 <parse_command+0x100>)
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff f830 	bl	8000210 <strcmp>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <parse_command+0x4a>
		return SETINT_CMD;
 80011b6:	2302      	movs	r3, #2
 80011b8:	e052      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 80011ba:	492e      	ldr	r1, [pc, #184]	@ (8001274 <parse_command+0x104>)
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f827 	bl	8000210 <strcmp>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <parse_command+0x5c>
		return SETGAIN_CMD;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e049      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 80011cc:	492a      	ldr	r1, [pc, #168]	@ (8001278 <parse_command+0x108>)
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff f81e 	bl	8000210 <strcmp>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <parse_command+0x6e>
		return SETTIME_CMD;
 80011da:	2304      	movs	r3, #4
 80011dc:	e040      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 80011de:	4927      	ldr	r1, [pc, #156]	@ (800127c <parse_command+0x10c>)
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff f815 	bl	8000210 <strcmp>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <parse_command+0x80>
		return GETINT_CMD;
 80011ec:	2306      	movs	r3, #6
 80011ee:	e037      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 80011f0:	4923      	ldr	r1, [pc, #140]	@ (8001280 <parse_command+0x110>)
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff f80c 	bl	8000210 <strcmp>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <parse_command+0x92>
		return GETGAIN_CMD;
 80011fe:	2307      	movs	r3, #7
 8001200:	e02e      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 8001202:	4920      	ldr	r1, [pc, #128]	@ (8001284 <parse_command+0x114>)
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff f803 	bl	8000210 <strcmp>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <parse_command+0xa4>
		return GETTIME_CMD;
 8001210:	2308      	movs	r3, #8
 8001212:	e025      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 8001214:	491c      	ldr	r1, [pc, #112]	@ (8001288 <parse_command+0x118>)
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7fe fffa 	bl	8000210 <strcmp>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <parse_command+0xb6>
		return RDRAW_CMD;
 8001222:	230a      	movs	r3, #10
 8001224:	e01c      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 8001226:	4919      	ldr	r1, [pc, #100]	@ (800128c <parse_command+0x11c>)
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7fe fff1 	bl	8000210 <strcmp>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d101      	bne.n	8001238 <parse_command+0xc8>
		return RDARC_CMD;
 8001234:	230b      	movs	r3, #11
 8001236:	e013      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 8001238:	4915      	ldr	r1, [pc, #84]	@ (8001290 <parse_command+0x120>)
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7fe ffe8 	bl	8000210 <strcmp>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <parse_command+0xda>
		return SETLED_CMD;
 8001246:	2305      	movs	r3, #5
 8001248:	e00a      	b.n	8001260 <parse_command+0xf0>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 800124a:	4912      	ldr	r1, [pc, #72]	@ (8001294 <parse_command+0x124>)
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7fe ffdf 	bl	8000210 <strcmp>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <parse_command+0xec>
		return GETLED_CMD;
 8001258:	2309      	movs	r3, #9
 800125a:	e001      	b.n	8001260 <parse_command+0xf0>
	}

	return CMD_INVALID;
 800125c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	0800a8f4 	.word	0x0800a8f4
 800126c:	0800a8fc 	.word	0x0800a8fc
 8001270:	0800a904 	.word	0x0800a904
 8001274:	0800a90c 	.word	0x0800a90c
 8001278:	0800a914 	.word	0x0800a914
 800127c:	0800a91c 	.word	0x0800a91c
 8001280:	0800a924 	.word	0x0800a924
 8001284:	0800a92c 	.word	0x0800a92c
 8001288:	0800a934 	.word	0x0800a934
 800128c:	0800a93c 	.word	0x0800a93c
 8001290:	0800a944 	.word	0x0800a944
 8001294:	0800a94c 	.word	0x0800a94c

08001298 <get_command_param_len>:
/**
 * @brief Zwraca długość parametrów dla danej komendy
 * @param cmd Command enum
 * @return Długość parametrów w znakach, 0 jeśli komenda nie ma parametrów
 */
uint8_t get_command_param_len(Command cmd) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	3b02      	subs	r3, #2
 80012a8:	2b09      	cmp	r3, #9
 80012aa:	d821      	bhi.n	80012f0 <get_command_param_len+0x58>
 80012ac:	a201      	add	r2, pc, #4	@ (adr r2, 80012b4 <get_command_param_len+0x1c>)
 80012ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b2:	bf00      	nop
 80012b4:	080012dd 	.word	0x080012dd
 80012b8:	080012e1 	.word	0x080012e1
 80012bc:	080012e5 	.word	0x080012e5
 80012c0:	080012ed 	.word	0x080012ed
 80012c4:	080012f1 	.word	0x080012f1
 80012c8:	080012f1 	.word	0x080012f1
 80012cc:	080012f1 	.word	0x080012f1
 80012d0:	080012f1 	.word	0x080012f1
 80012d4:	080012f1 	.word	0x080012f1
 80012d8:	080012e9 	.word	0x080012e9
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 80012dc:	2305      	movs	r3, #5
 80012de:	e008      	b.n	80012f2 <get_command_param_len+0x5a>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e006      	b.n	80012f2 <get_command_param_len+0x5a>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e004      	b.n	80012f2 <get_command_param_len+0x5a>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 80012e8:	2305      	movs	r3, #5
 80012ea:	e002      	b.n	80012f2 <get_command_param_len+0x5a>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <get_command_param_len+0x5a>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Komendy bez parametrów
 80012f0:	2300      	movs	r3, #0
	}
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop

08001300 <parse_frame>:
 * @param response_buffer Bufor na odpowiedź błędu (jeśli potrzeba)
 * @param response_size Rozmiar bufora odpowiedzi
 * @return ParseResult - wynik parsowania
 */
ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b0ef      	sub	sp, #444	@ 0x1bc
 8001304:	af04      	add	r7, sp, #16
 8001306:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800130a:	f5a4 74ce 	sub.w	r4, r4, #412	@ 0x19c
 800130e:	6020      	str	r0, [r4, #0]
 8001310:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8001314:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 8001318:	6001      	str	r1, [r0, #0]
 800131a:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 800131e:	f5a1 71d2 	sub.w	r1, r1, #420	@ 0x1a4
 8001322:	600a      	str	r2, [r1, #0]
 8001324:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001328:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800132c:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 800132e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001332:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d006      	beq.n	800134a <parse_frame+0x4a>
 800133c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001340:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d102      	bne.n	8001350 <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 800134a:	2303      	movs	r3, #3
 800134c:	f000 bd34 	b.w	8001db8 <parse_frame+0xab8>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 8001350:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001354:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2b10      	cmp	r3, #16
 800135c:	d802      	bhi.n	8001364 <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 800135e:	2302      	movs	r3, #2
 8001360:	f000 bd2a 	b.w	8001db8 <parse_frame+0xab8>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	for (size_t i = 0; i < len; i++) {
 800136a:	2300      	movs	r3, #0
 800136c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001370:	e014      	b.n	800139c <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 8001372:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001376:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001380:	4413      	add	r3, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b26      	cmp	r3, #38	@ 0x26
 8001386:	d104      	bne.n	8001392 <parse_frame+0x92>
			start_pos = i;
 8001388:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800138c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			break;
 8001390:	e00d      	b.n	80013ae <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 8001392:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001396:	3301      	adds	r3, #1
 8001398:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800139c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80013a0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80013a4:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d3e1      	bcc.n	8001372 <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 80013ae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80013b2:	3311      	adds	r3, #17
 80013b4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80013b8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d202      	bcs.n	80013c8 <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 80013c2:	2302      	movs	r3, #2
 80013c4:	f000 bcf8 	b.w	8001db8 <parse_frame+0xab8>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 80013c8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80013cc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80013d8:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 80013dc:	6812      	ldr	r2, [r2, #0]
 80013de:	4413      	add	r3, r2
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80013e4:	d002      	beq.n	80013ec <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	f000 bce6 	b.w	8001db8 <parse_frame+0xab8>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 80013ec:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80013f0:	3301      	adds	r3, #1
 80013f2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 80013f6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80013fa:	330c      	adds	r3, #12
 80013fc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001400:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001404:	3301      	adds	r3, #1
 8001406:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800140a:	e01d      	b.n	8001448 <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800140c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001410:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800141a:	4413      	add	r3, r2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b26      	cmp	r3, #38	@ 0x26
 8001420:	d00a      	beq.n	8001438 <parse_frame+0x138>
 8001422:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001426:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001430:	4413      	add	r3, r2
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b2a      	cmp	r3, #42	@ 0x2a
 8001436:	d102      	bne.n	800143e <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 8001438:	2304      	movs	r3, #4
 800143a:	f000 bcbd 	b.w	8001db8 <parse_frame+0xab8>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 800143e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001442:	3301      	adds	r3, #1
 8001444:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001448:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800144c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001450:	429a      	cmp	r2, r3
 8001452:	d208      	bcs.n	8001466 <parse_frame+0x166>
 8001454:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001458:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800145c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d3d2      	bcc.n	800140c <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 8001466:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800146a:	3303      	adds	r3, #3
 800146c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001470:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d202      	bcs.n	8001480 <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 800147a:	2303      	movs	r3, #3
 800147c:	f000 bc9c 	b.w	8001db8 <parse_frame+0xab8>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 8001480:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001484:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001488:	6818      	ldr	r0, [r3, #0]
 800148a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800148e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001498:	4413      	add	r3, r2
 800149a:	2203      	movs	r2, #3
 800149c:	4619      	mov	r1, r3
 800149e:	f008 fdbb 	bl	800a018 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80014a2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014a6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2200      	movs	r2, #0
 80014ae:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 80014b0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014b4:	3303      	adds	r3, #3
 80014b6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80014ba:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014be:	3303      	adds	r3, #3
 80014c0:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80014c4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d202      	bcs.n	80014d4 <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	f000 bc72 	b.w	8001db8 <parse_frame+0xab8>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 80014d4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014d8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	1d18      	adds	r0, r3, #4
 80014e0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014e4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014ee:	4413      	add	r3, r2
 80014f0:	2203      	movs	r2, #3
 80014f2:	4619      	mov	r1, r3
 80014f4:	f008 fd90 	bl	800a018 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 80014f8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80014fc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2200      	movs	r2, #0
 8001504:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 8001506:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800150a:	3303      	adds	r3, #3
 800150c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 8001510:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001514:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	3304      	adds	r3, #4
 800151c:	49c8      	ldr	r1, [pc, #800]	@ (8001840 <parse_frame+0x540>)
 800151e:	4618      	mov	r0, r3
 8001520:	f7fe fe76 	bl	8000210 <strcmp>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 800152a:	2301      	movs	r3, #1
 800152c:	f000 bc44 	b.w	8001db8 <parse_frame+0xab8>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 8001530:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001534:	3303      	adds	r3, #3
 8001536:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800153a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	429a      	cmp	r2, r3
 8001542:	d202      	bcs.n	800154a <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 8001544:	2303      	movs	r3, #3
 8001546:	f000 bc37 	b.w	8001db8 <parse_frame+0xab8>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 800154a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800154e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001558:	18d1      	adds	r1, r2, r3
 800155a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800155e:	2203      	movs	r2, #3
 8001560:	4618      	mov	r0, r3
 8001562:	f008 fd59 	bl	800a018 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 8001566:	2300      	movs	r3, #0
 8001568:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
	frame->data_len = convert_char_to_int(len_str);
 800156c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fccb 	bl	8000f0c <convert_char_to_int>
 8001576:	4603      	mov	r3, r0
 8001578:	b29a      	uxth	r2, r3
 800157a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800157e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 8001586:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800158a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	891b      	ldrh	r3, [r3, #8]
 8001592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001596:	d902      	bls.n	800159e <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 8001598:	2303      	movs	r3, #3
 800159a:	f000 bc0d 	b.w	8001db8 <parse_frame+0xab8>
	}
	pos += FIELD_DATA_LEN;
 800159e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015a2:	3303      	adds	r3, #3
 80015a4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 80015a8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015ac:	3302      	adds	r3, #2
 80015ae:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015b2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d201      	bcs.n	80015c0 <parse_frame+0x2c0>
		return PARSE_INVALID_FORMAT;
 80015bc:	2303      	movs	r3, #3
 80015be:	e3fb      	b.n	8001db8 <parse_frame+0xab8>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 80015c0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015c4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015ce:	4413      	add	r3, r2
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	id_str[FIELD_ID_LEN] = '\0';
 80015d8:	2300      	movs	r3, #0
 80015da:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
	frame->frame_id = convert_char_to_int(id_str);
 80015de:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fc92 	bl	8000f0c <convert_char_to_int>
 80015e8:	4603      	mov	r3, r0
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015f0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 80015f8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80015fc:	3302      	adds	r3, #2
 80015fe:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 8001602:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001606:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	891b      	ldrh	r3, [r3, #8]
 800160e:	461a      	mov	r2, r3
 8001610:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001614:	4413      	add	r3, r2
 8001616:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800161a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	429a      	cmp	r2, r3
 8001622:	d201      	bcs.n	8001628 <parse_frame+0x328>
		return PARSE_INVALID_FORMAT;
 8001624:	2303      	movs	r3, #3
 8001626:	e3c7      	b.n	8001db8 <parse_frame+0xab8>
	}
	if (frame->data_len > 0) {
 8001628:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800162c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	891b      	ldrh	r3, [r3, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d04c      	beq.n	80016d2 <parse_frame+0x3d2>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 8001638:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800163c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001646:	18d1      	adds	r1, r2, r3
 8001648:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800164c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	891b      	ldrh	r3, [r3, #8]
 8001654:	461a      	mov	r2, r3
 8001656:	f107 0310 	add.w	r3, r7, #16
 800165a:	4618      	mov	r0, r3
 800165c:	f008 fcdc 	bl	800a018 <memcpy>
		hex_data[frame->data_len] = '\0';
 8001660:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001664:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	891b      	ldrh	r3, [r3, #8]
 800166c:	461a      	mov	r2, r3
 800166e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001672:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001676:	2100      	movs	r1, #0
 8001678:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 800167a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800167e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	891b      	ldrh	r3, [r3, #8]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	b29b      	uxth	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <parse_frame+0x394>
			return PARSE_LENGTH_MISMATCH;
 8001690:	2305      	movs	r3, #5
 8001692:	e391      	b.n	8001db8 <parse_frame+0xab8>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data,
 8001694:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001698:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f103 010b 	add.w	r1, r3, #11
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	f240 1201 	movw	r2, #257	@ 0x101
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fcb0 	bl	8001010 <hex_decode_string>
 80016b0:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
				sizeof(frame->data));
		if (decoded_len < 0) {
 80016b4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	da01      	bge.n	80016c0 <parse_frame+0x3c0>
			return PARSE_INVALID_FORMAT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e37b      	b.n	8001db8 <parse_frame+0xab8>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 80016c0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016ca:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 80016d2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	891b      	ldrh	r3, [r3, #8]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	461a      	mov	r2, r3
 80016e2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016e6:	4413      	add	r3, r2
 80016e8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 80016ec:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016f0:	1d1a      	adds	r2, r3, #4
 80016f2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016f6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	429a      	cmp	r2, r3
 8001700:	d901      	bls.n	8001706 <parse_frame+0x406>
		return PARSE_INVALID_FORMAT;
 8001702:	2303      	movs	r3, #3
 8001704:	e358      	b.n	8001db8 <parse_frame+0xab8>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 8001706:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800170a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001714:	4413      	add	r3, r2
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	crc_str[FIELD_CRC_LEN] = '\0';
 800171c:	2300      	movs	r3, #0
 800171e:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001722:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001726:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800172a:	e01c      	b.n	8001766 <parse_frame+0x466>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800172c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001730:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800173a:	4413      	add	r3, r2
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b26      	cmp	r3, #38	@ 0x26
 8001740:	d00a      	beq.n	8001758 <parse_frame+0x458>
 8001742:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001746:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001750:	4413      	add	r3, r2
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b2a      	cmp	r3, #42	@ 0x2a
 8001756:	d101      	bne.n	800175c <parse_frame+0x45c>
			return PARSE_FORBIDDEN_CHARS;
 8001758:	2304      	movs	r3, #4
 800175a:	e32d      	b.n	8001db8 <parse_frame+0xab8>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 800175c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001760:	3301      	adds	r3, #1
 8001762:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001766:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800176a:	3304      	adds	r3, #4
 800176c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001770:	429a      	cmp	r2, r3
 8001772:	d3db      	bcc.n	800172c <parse_frame+0x42c>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 8001774:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001778:	2104      	movs	r1, #4
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fbfc 	bl	8000f78 <convert_hex_to_int>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001788:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 8001792:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001796:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10a      	bne.n	80017ba <parse_frame+0x4ba>
 80017a4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80017a8:	4926      	ldr	r1, [pc, #152]	@ (8001844 <parse_frame+0x544>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fd30 	bl	8000210 <strcmp>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <parse_frame+0x4ba>
		return PARSE_INVALID_FORMAT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e2fe      	b.n	8001db8 <parse_frame+0xab8>
	}
	pos += FIELD_CRC_LEN;
 80017ba:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017be:	3304      	adds	r3, #4
 80017c0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 80017c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017c8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e2ed      	b.n	8001db8 <parse_frame+0xab8>
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 80017dc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017e0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017e4:	6818      	ldr	r0, [r3, #0]
 80017e6:	f000 faef 	bl	8001dc8 <calculate_frame_crc>
 80017ea:	4603      	mov	r3, r0
 80017ec:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

	if (calculated_crc != frame->crc) {
 80017f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017f4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80017fe:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001802:	429a      	cmp	r2, r3
 8001804:	d061      	beq.n	80018ca <parse_frame+0x5ca>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001806:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800180a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d058      	beq.n	80018c6 <parse_frame+0x5c6>
 8001814:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001818:	2bff      	cmp	r3, #255	@ 0xff
 800181a:	d954      	bls.n	80018c6 <parse_frame+0x5c6>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 800181c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001820:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fcfc 	bl	8000224 <strlen>
 800182c:	4603      	mov	r3, r0
 800182e:	2b03      	cmp	r3, #3
 8001830:	d149      	bne.n	80018c6 <parse_frame+0x5c6>
			bool valid_sender = true;
 8001832:	2301      	movs	r3, #1
 8001834:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001838:	2300      	movs	r3, #0
 800183a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 800183e:	e01f      	b.n	8001880 <parse_frame+0x580>
 8001840:	0800a954 	.word	0x0800a954
 8001844:	0800a958 	.word	0x0800a958
				char c = frame->sender[i];
 8001848:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800184c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001856:	4413      	add	r3, r2
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
				if (c == '&' || c == '*') {
 800185e:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001862:	2b26      	cmp	r3, #38	@ 0x26
 8001864:	d003      	beq.n	800186e <parse_frame+0x56e>
 8001866:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 800186a:	2b2a      	cmp	r3, #42	@ 0x2a
 800186c:	d103      	bne.n	8001876 <parse_frame+0x576>
					valid_sender = false;
 800186e:	2300      	movs	r3, #0
 8001870:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
					break;
 8001874:	e008      	b.n	8001888 <parse_frame+0x588>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001876:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800187a:	3301      	adds	r3, #1
 800187c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001880:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001884:	2b02      	cmp	r3, #2
 8001886:	dddf      	ble.n	8001848 <parse_frame+0x548>
				}
			}
			if (valid_sender) {
 8001888:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800188c:	2b00      	cmp	r3, #0
 800188e:	d01a      	beq.n	80018c6 <parse_frame+0x5c6>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 8001890:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001894:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001898:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 800189a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800189e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	7a9b      	ldrb	r3, [r3, #10]
 80018a6:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 80018aa:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 80018ae:	2100      	movs	r1, #0
 80018b0:	9102      	str	r1, [sp, #8]
 80018b2:	2100      	movs	r1, #0
 80018b4:	9101      	str	r1, [sp, #4]
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4613      	mov	r3, r2
 80018ba:	4aba      	ldr	r2, [pc, #744]	@ (8001ba4 <parse_frame+0x8a4>)
 80018bc:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 80018c0:	6800      	ldr	r0, [r0, #0]
 80018c2:	f000 fb3b 	bl	8001f3c <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 80018c6:	2306      	movs	r3, #6
 80018c8:	e276      	b.n	8001db8 <parse_frame+0xab8>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 80018d0:	2300      	movs	r3, #0
 80018d2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80018d6:	e021      	b.n	800191c <parse_frame+0x61c>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 80018d8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018dc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80018e6:	4413      	add	r3, r2
 80018e8:	330b      	adds	r3, #11
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b40      	cmp	r3, #64	@ 0x40
 80018ee:	d924      	bls.n	800193a <parse_frame+0x63a>
 80018f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018f4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80018fe:	4413      	add	r3, r2
 8001900:	330b      	adds	r3, #11
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b5a      	cmp	r3, #90	@ 0x5a
 8001906:	d818      	bhi.n	800193a <parse_frame+0x63a>
			cmd_name_len++;
 8001908:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800190c:	3301      	adds	r3, #1
 800190e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001912:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001916:	3301      	adds	r3, #1
 8001918:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800191c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001920:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	891b      	ldrh	r3, [r3, #8]
 8001928:	461a      	mov	r2, r3
 800192a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800192e:	4293      	cmp	r3, r2
 8001930:	d203      	bcs.n	800193a <parse_frame+0x63a>
 8001932:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001936:	2bff      	cmp	r3, #255	@ 0xff
 8001938:	d9ce      	bls.n	80018d8 <parse_frame+0x5d8>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 800193a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800193e:	2b00      	cmp	r3, #0
 8001940:	d15d      	bne.n	80019fe <parse_frame+0x6fe>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001942:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001946:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d054      	beq.n	80019fa <parse_frame+0x6fa>
 8001950:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001954:	2bff      	cmp	r3, #255	@ 0xff
 8001956:	d950      	bls.n	80019fa <parse_frame+0x6fa>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001958:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800195c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fc5e 	bl	8000224 <strlen>
 8001968:	4603      	mov	r3, r0
 800196a:	2b03      	cmp	r3, #3
 800196c:	d145      	bne.n	80019fa <parse_frame+0x6fa>
			bool valid_sender = true;
 800196e:	2301      	movs	r3, #1
 8001970:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001974:	2300      	movs	r3, #0
 8001976:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800197a:	e01b      	b.n	80019b4 <parse_frame+0x6b4>
				char c = frame->sender[i];
 800197c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001980:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800198a:	4413      	add	r3, r2
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
				if (c == '&' || c == '*') {
 8001992:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001996:	2b26      	cmp	r3, #38	@ 0x26
 8001998:	d003      	beq.n	80019a2 <parse_frame+0x6a2>
 800199a:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 800199e:	2b2a      	cmp	r3, #42	@ 0x2a
 80019a0:	d103      	bne.n	80019aa <parse_frame+0x6aa>
					valid_sender = false;
 80019a2:	2300      	movs	r3, #0
 80019a4:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
					break;
 80019a8:	e008      	b.n	80019bc <parse_frame+0x6bc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80019aa:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80019ae:	3301      	adds	r3, #1
 80019b0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80019b4:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	dddf      	ble.n	800197c <parse_frame+0x67c>
				}
			}
			if (valid_sender) {
 80019bc:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d01a      	beq.n	80019fa <parse_frame+0x6fa>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 80019c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019c8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019cc:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 80019ce:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019d2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	7a9b      	ldrb	r3, [r3, #10]
 80019da:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 80019de:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 80019e2:	2101      	movs	r1, #1
 80019e4:	9102      	str	r1, [sp, #8]
 80019e6:	2100      	movs	r1, #0
 80019e8:	9101      	str	r1, [sp, #4]
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	4613      	mov	r3, r2
 80019ee:	4a6d      	ldr	r2, [pc, #436]	@ (8001ba4 <parse_frame+0x8a4>)
 80019f0:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 80019f4:	6800      	ldr	r0, [r0, #0]
 80019f6:	f000 faa1 	bl	8001f3c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 80019fa:	2307      	movs	r3, #7
 80019fc:	e1dc      	b.n	8001db8 <parse_frame+0xab8>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 80019fe:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a02:	2b1f      	cmp	r3, #31
 8001a04:	d902      	bls.n	8001a0c <parse_frame+0x70c>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001a06:	231f      	movs	r3, #31
 8001a08:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001a0c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a10:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f103 010b 	add.w	r1, r3, #11
 8001a1a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001a1e:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001a22:	4618      	mov	r0, r3
 8001a24:	f008 faf8 	bl	800a018 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001a28:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001a2c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a30:	4413      	add	r3, r2
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001a36:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fb98 	bl	8001170 <parse_command>
 8001a40:	4603      	mov	r3, r0
 8001a42:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
	if (cmd == CMD_INVALID) {
 8001a46:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a4e:	d15d      	bne.n	8001b0c <parse_frame+0x80c>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a50:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a54:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d054      	beq.n	8001b08 <parse_frame+0x808>
 8001a5e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001a62:	2bff      	cmp	r3, #255	@ 0xff
 8001a64:	d950      	bls.n	8001b08 <parse_frame+0x808>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001a66:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a6a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fbd7 	bl	8000224 <strlen>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d145      	bne.n	8001b08 <parse_frame+0x808>
			bool valid_sender = true;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a82:	2300      	movs	r3, #0
 8001a84:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001a88:	e01b      	b.n	8001ac2 <parse_frame+0x7c2>
				char c = frame->sender[i];
 8001a8a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a8e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001a98:	4413      	add	r3, r2
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				if (c == '&' || c == '*') {
 8001aa0:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001aa4:	2b26      	cmp	r3, #38	@ 0x26
 8001aa6:	d003      	beq.n	8001ab0 <parse_frame+0x7b0>
 8001aa8:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001aac:	2b2a      	cmp	r3, #42	@ 0x2a
 8001aae:	d103      	bne.n	8001ab8 <parse_frame+0x7b8>
					valid_sender = false;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
					break;
 8001ab6:	e008      	b.n	8001aca <parse_frame+0x7ca>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ab8:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001abc:	3301      	adds	r3, #1
 8001abe:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001ac2:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	dddf      	ble.n	8001a8a <parse_frame+0x78a>
				}
			}
			if (valid_sender) {
 8001aca:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d01a      	beq.n	8001b08 <parse_frame+0x808>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001ad2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ad6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ada:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001adc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ae0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	7a9b      	ldrb	r3, [r3, #10]
 8001ae8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001aec:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001af0:	2101      	movs	r1, #1
 8001af2:	9102      	str	r1, [sp, #8]
 8001af4:	2100      	movs	r1, #0
 8001af6:	9101      	str	r1, [sp, #4]
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	4613      	mov	r3, r2
 8001afc:	4a29      	ldr	r2, [pc, #164]	@ (8001ba4 <parse_frame+0x8a4>)
 8001afe:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001b02:	6800      	ldr	r0, [r0, #0]
 8001b04:	f000 fa1a 	bl	8001f3c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001b08:	2307      	movs	r3, #7
 8001b0a:	e155      	b.n	8001db8 <parse_frame+0xab8>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001b0c:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fbc1 	bl	8001298 <get_command_param_len>
 8001b16:	4603      	mov	r3, r0
 8001b18:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001b1c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d16b      	bne.n	8001bfc <parse_frame+0x8fc>
		if (frame->data_len != cmd_name_len) {
 8001b24:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b28:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	891b      	ldrh	r3, [r3, #8]
 8001b30:	461a      	mov	r2, r3
 8001b32:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b36:	4293      	cmp	r3, r2
 8001b38:	f000 80d0 	beq.w	8001cdc <parse_frame+0x9dc>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b3c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b40:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d056      	beq.n	8001bf8 <parse_frame+0x8f8>
 8001b4a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001b4e:	2bff      	cmp	r3, #255	@ 0xff
 8001b50:	d952      	bls.n	8001bf8 <parse_frame+0x8f8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001b52:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b56:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe fb61 	bl	8000224 <strlen>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d147      	bne.n	8001bf8 <parse_frame+0x8f8>
				bool valid_sender = true;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001b74:	e01d      	b.n	8001bb2 <parse_frame+0x8b2>
					char c = frame->sender[i];
 8001b76:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b7a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b84:	4413      	add	r3, r2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
					if (c == '&' || c == '*') {
 8001b8c:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001b90:	2b26      	cmp	r3, #38	@ 0x26
 8001b92:	d003      	beq.n	8001b9c <parse_frame+0x89c>
 8001b94:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b9a:	d105      	bne.n	8001ba8 <parse_frame+0x8a8>
						valid_sender = false;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
						break;
 8001ba2:	e00a      	b.n	8001bba <parse_frame+0x8ba>
 8001ba4:	0800a954 	.word	0x0800a954
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ba8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bac:	3301      	adds	r3, #1
 8001bae:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001bb2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	dddd      	ble.n	8001b76 <parse_frame+0x876>
					}
				}
				if (valid_sender) {
 8001bba:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d01a      	beq.n	8001bf8 <parse_frame+0x8f8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRCMD);
 8001bc2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bc6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bca:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001bcc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bd0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	7a9b      	ldrb	r3, [r3, #10]
 8001bd8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001bdc:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001be0:	2101      	movs	r1, #1
 8001be2:	9102      	str	r1, [sp, #8]
 8001be4:	2100      	movs	r1, #0
 8001be6:	9101      	str	r1, [sp, #4]
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	4613      	mov	r3, r2
 8001bec:	4a75      	ldr	r2, [pc, #468]	@ (8001dc4 <parse_frame+0xac4>)
 8001bee:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001bf2:	6800      	ldr	r0, [r0, #0]
 8001bf4:	f000 f9a2 	bl	8001f3c <build_response_frame>
				}
			}
			return PARSE_CMD_ERROR;
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	e0dd      	b.n	8001db8 <parse_frame+0xab8>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001bfc:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001c00:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001c04:	4413      	add	r3, r2
 8001c06:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		if (frame->data_len != expected_total_len) {
 8001c0a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c0e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	891b      	ldrh	r3, [r3, #8]
 8001c16:	461a      	mov	r2, r3
 8001c18:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d05d      	beq.n	8001cdc <parse_frame+0x9dc>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001c20:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c24:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d054      	beq.n	8001cd8 <parse_frame+0x9d8>
 8001c2e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001c32:	2bff      	cmp	r3, #255	@ 0xff
 8001c34:	d950      	bls.n	8001cd8 <parse_frame+0x9d8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001c36:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c3a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe faef 	bl	8000224 <strlen>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d145      	bne.n	8001cd8 <parse_frame+0x9d8>
				bool valid_sender = true;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001c52:	2300      	movs	r3, #0
 8001c54:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001c58:	e01b      	b.n	8001c92 <parse_frame+0x992>
					char c = frame->sender[i];
 8001c5a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c5e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c68:	4413      	add	r3, r2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					if (c == '&' || c == '*') {
 8001c70:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c74:	2b26      	cmp	r3, #38	@ 0x26
 8001c76:	d003      	beq.n	8001c80 <parse_frame+0x980>
 8001c78:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c7e:	d103      	bne.n	8001c88 <parse_frame+0x988>
						valid_sender = false;
 8001c80:	2300      	movs	r3, #0
 8001c82:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
						break;
 8001c86:	e008      	b.n	8001c9a <parse_frame+0x99a>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001c88:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001c92:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	dddf      	ble.n	8001c5a <parse_frame+0x95a>
					}
				}
				if (valid_sender) {
 8001c9a:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d01a      	beq.n	8001cd8 <parse_frame+0x9d8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRLEN);
 8001ca2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ca6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001caa:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001cac:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cb0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	7a9b      	ldrb	r3, [r3, #10]
 8001cb8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001cbc:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001cc0:	2102      	movs	r1, #2
 8001cc2:	9102      	str	r1, [sp, #8]
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	9101      	str	r1, [sp, #4]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8001dc4 <parse_frame+0xac4>)
 8001cce:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001cd2:	6800      	ldr	r0, [r0, #0]
 8001cd4:	f000 f932 	bl	8001f3c <build_response_frame>
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001cd8:	2305      	movs	r3, #5
 8001cda:	e06d      	b.n	8001db8 <parse_frame+0xab8>
		}
	}

	frame->command = cmd;
 8001cdc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ce0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001cea:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001cee:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cf2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001cfe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d02:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001d0e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d04f      	beq.n	8001db6 <parse_frame+0xab6>
		if (cmd_name_len < frame->data_len) {
 8001d16:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d1a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	891b      	ldrh	r3, [r3, #8]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d244      	bcs.n	8001db6 <parse_frame+0xab6>
			size_t param_start = cmd_name_len;
 8001d2c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d30:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			size_t param_len = frame->data_len - cmd_name_len;
 8001d34:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d38:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	891b      	ldrh	r3, [r3, #8]
 8001d40:	461a      	mov	r2, r3
 8001d42:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			if (param_len > MAX_PAYLOAD_LEN) {
 8001d4c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d54:	d903      	bls.n	8001d5e <parse_frame+0xa5e>
				param_len = MAX_PAYLOAD_LEN;
 8001d56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001d5e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d62:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001d6c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d70:	f5a3 72d2 	sub.w	r2, r3, #420	@ 0x1a4
 8001d74:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001d78:	3308      	adds	r3, #8
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3303      	adds	r3, #3
 8001d80:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001d84:	4619      	mov	r1, r3
 8001d86:	f008 f947 	bl	800a018 <memcpy>
			frame->params[param_len] = '\0';
 8001d8a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d8e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001d98:	4413      	add	r3, r2
 8001d9a:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001da2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dac:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd90      	pop	{r4, r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	0800a954 	.word	0x0800a954

08001dc8 <calculate_frame_crc>:
 * @return Wartość CRC16
 *
 * CRC jest obliczane z pól: Nadawca + Odbiorca + Długość + ID + Dane
 * (bez znaków &, CRC oraz *)
 */
uint16_t calculate_frame_crc(const Frame *frame) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001dd4:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001dd8:	6018      	str	r0, [r3, #0]
	if (!frame)
 8001dda:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001dde:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <calculate_frame_crc+0x24>
		return 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e09d      	b.n	8001f28 <calculate_frame_crc+0x160>

	// Prepare buffer with data for CRC calculation
	// CRC is calculated on the hex-encoded data as transmitted on wire
	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Sender
	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8001df2:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001df6:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001dfa:	18d0      	adds	r0, r2, r3
 8001dfc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e00:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2203      	movs	r2, #3
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f008 f905 	bl	800a018 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001e0e:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e12:	3303      	adds	r3, #3
 8001e14:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Receiver
	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8001e18:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001e1c:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e20:	18d0      	adds	r0, r2, r3
 8001e22:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e26:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	2203      	movs	r2, #3
 8001e30:	4619      	mov	r1, r3
 8001e32:	f008 f8f1 	bl	800a018 <memcpy>
	pos += FIELD_ADDR_LEN;
 8001e36:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e3a:	3303      	adds	r3, #3
 8001e3c:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Length (as 3 ASCII digits, representing hex-encoded data length)
	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 8001e40:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e44:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	891b      	ldrh	r3, [r3, #8]
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	sprintf(len_str, "%03d", hex_data_len);
 8001e52:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001e56:	f8d7 2330 	ldr.w	r2, [r7, #816]	@ 0x330
 8001e5a:	4936      	ldr	r1, [pc, #216]	@ (8001f34 <calculate_frame_crc+0x16c>)
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f008 f851 	bl	8009f04 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8001e62:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001e66:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8001e70:	2203      	movs	r2, #3
 8001e72:	4618      	mov	r0, r3
 8001e74:	f008 f8d0 	bl	800a018 <memcpy>
	pos += FIELD_DATA_LEN;
 8001e78:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e7c:	3303      	adds	r3, #3
 8001e7e:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Frame ID (as 2 ASCII digits)
	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 8001e82:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e86:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	7a9b      	ldrb	r3, [r3, #10]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001e94:	4928      	ldr	r1, [pc, #160]	@ (8001f38 <calculate_frame_crc+0x170>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f008 f834 	bl	8009f04 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 8001e9c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001ea0:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001ea4:	4413      	add	r3, r2
 8001ea6:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 8001eaa:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8001eae:	8812      	ldrh	r2, [r2, #0]
 8001eb0:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8001eb2:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Data (hex-encoded)
	if (frame->data_len > 0) {
 8001ebc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001ec0:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	891b      	ldrh	r3, [r3, #8]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d025      	beq.n	8001f18 <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data,
 8001ecc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001ed0:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	330b      	adds	r3, #11
 8001ed8:	f107 010c 	add.w	r1, r7, #12
 8001edc:	f240 2201 	movw	r2, #513	@ 0x201
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff f8ff 	bl	80010e4 <hex_encode_string>
 8001ee6:	f8c7 032c 	str.w	r0, [r7, #812]	@ 0x32c
				sizeof(hex_data));
		if (hex_len > 0) {
 8001eea:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	dd12      	ble.n	8001f18 <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8001ef2:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001ef6:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001efa:	4413      	add	r3, r2
 8001efc:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8001f00:	f107 010c 	add.w	r1, r7, #12
 8001f04:	4618      	mov	r0, r3
 8001f06:	f008 f887 	bl	800a018 <memcpy>
			pos += hex_len;
 8001f0a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001f0e:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8001f12:	4413      	add	r3, r2
 8001f14:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
		}
	}

	// Calculate CRC16-CCITT
	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8001f18:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001f1c:	f8d7 1334 	ldr.w	r1, [r7, #820]	@ 0x334
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe fce7 	bl	80008f4 <crc16_ccitt>
 8001f26:	4603      	mov	r3, r0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	0800a960 	.word	0x0800a960
 8001f38:	0800a968 	.word	0x0800a968

08001f3c <build_response_frame>:
 * @param error Kod błędu (ignorowany jeśli response_data != NULL)
 * @return true jeśli budowanie powiodło się, false w przypadku błędu
 */
bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	f2ad 4d54 	subw	sp, sp, #1108	@ 0x454
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	f507 648a 	add.w	r4, r7, #1104	@ 0x450
 8001f48:	f2a4 4444 	subw	r4, r4, #1092	@ 0x444
 8001f4c:	6020      	str	r0, [r4, #0]
 8001f4e:	f507 608a 	add.w	r0, r7, #1104	@ 0x450
 8001f52:	f5a0 6089 	sub.w	r0, r0, #1096	@ 0x448
 8001f56:	6001      	str	r1, [r0, #0]
 8001f58:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001f5c:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 8001f60:	600a      	str	r2, [r1, #0]
 8001f62:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8001f66:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8001f6a:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 8001f6c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001f70:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00d      	beq.n	8001f96 <build_response_frame+0x5a>
 8001f7a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001f7e:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <build_response_frame+0x5a>
 8001f88:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001f8c:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b10      	cmp	r3, #16
 8001f94:	d801      	bhi.n	8001f9a <build_response_frame+0x5e>
		return false;
 8001f96:	2300      	movs	r3, #0
 8001f98:	e1a8      	b.n	80022ec <build_response_frame+0x3b0>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 8001f9a:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 8001fa2:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001fa6:	22ff      	movs	r2, #255	@ 0xff
 8001fa8:	f8d7 1464 	ldr.w	r1, [r7, #1124]	@ 0x464
 8001fac:	4618      	mov	r0, r3
 8001fae:	f007 fff3 	bl	8009f98 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 8001fb2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001fb6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8001fc0:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe f92d 	bl	8000224 <strlen>
 8001fca:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
 8001fce:	e04f      	b.n	8002070 <build_response_frame+0x134>
	} else {
		switch (error) {
 8001fd0:	f897 3468 	ldrb.w	r3, [r7, #1128]	@ 0x468
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d835      	bhi.n	8002044 <build_response_frame+0x108>
 8001fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe0 <build_response_frame+0xa4>)
 8001fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fde:	bf00      	nop
 8001fe0:	08001ff5 	.word	0x08001ff5
 8001fe4:	08002005 	.word	0x08002005
 8001fe8:	08002015 	.word	0x08002015
 8001fec:	08002025 	.word	0x08002025
 8001ff0:	08002035 	.word	0x08002035
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8001ff4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001ff8:	22ff      	movs	r2, #255	@ 0xff
 8001ffa:	49bf      	ldr	r1, [pc, #764]	@ (80022f8 <build_response_frame+0x3bc>)
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f007 ffcb 	bl	8009f98 <strncpy>
			break;
 8002002:	e027      	b.n	8002054 <build_response_frame+0x118>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002004:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002008:	22ff      	movs	r2, #255	@ 0xff
 800200a:	49bc      	ldr	r1, [pc, #752]	@ (80022fc <build_response_frame+0x3c0>)
 800200c:	4618      	mov	r0, r3
 800200e:	f007 ffc3 	bl	8009f98 <strncpy>
			break;
 8002012:	e01f      	b.n	8002054 <build_response_frame+0x118>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002014:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002018:	22ff      	movs	r2, #255	@ 0xff
 800201a:	49b9      	ldr	r1, [pc, #740]	@ (8002300 <build_response_frame+0x3c4>)
 800201c:	4618      	mov	r0, r3
 800201e:	f007 ffbb 	bl	8009f98 <strncpy>
			break;
 8002022:	e017      	b.n	8002054 <build_response_frame+0x118>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002024:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002028:	22ff      	movs	r2, #255	@ 0xff
 800202a:	49b6      	ldr	r1, [pc, #728]	@ (8002304 <build_response_frame+0x3c8>)
 800202c:	4618      	mov	r0, r3
 800202e:	f007 ffb3 	bl	8009f98 <strncpy>
			break;
 8002032:	e00f      	b.n	8002054 <build_response_frame+0x118>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002034:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002038:	22ff      	movs	r2, #255	@ 0xff
 800203a:	49b3      	ldr	r1, [pc, #716]	@ (8002308 <build_response_frame+0x3cc>)
 800203c:	4618      	mov	r0, r3
 800203e:	f007 ffab 	bl	8009f98 <strncpy>
			break;
 8002042:	e007      	b.n	8002054 <build_response_frame+0x118>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002044:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002048:	22ff      	movs	r2, #255	@ 0xff
 800204a:	49af      	ldr	r1, [pc, #700]	@ (8002308 <build_response_frame+0x3cc>)
 800204c:	4618      	mov	r0, r3
 800204e:	f007 ffa3 	bl	8009f98 <strncpy>
			break;
 8002052:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 8002054:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002058:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800205c:	2200      	movs	r2, #0
 800205e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002062:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe f8dc 	bl	8000224 <strlen>
 800206c:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
	}

	// Encode raw data to hex string for transmission
	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 8002070:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8002074:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002078:	f240 2201 	movw	r2, #513	@ 0x201
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff f831 	bl	80010e4 <hex_encode_string>
 8002082:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
	if (hex_len < 0) {
 8002086:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800208a:	2b00      	cmp	r3, #0
 800208c:	da01      	bge.n	8002092 <build_response_frame+0x156>
		return false; // Encoding failed
 800208e:	2300      	movs	r3, #0
 8002090:	e12c      	b.n	80022ec <build_response_frame+0x3b0>
	}

	const char *data = hex_data;
 8002092:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002096:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
	size_t data_len = hex_len;
 800209a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800209e:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

	// Sprawdza czy dane zmieszczą się w buforze
	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 80020a2:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80020a6:	3311      	adds	r3, #17
 80020a8:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
			+ FIELD_DATA_LEN +
			FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 80020ac:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80020b0:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80020b4:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d901      	bls.n	80020c2 <build_response_frame+0x186>
		return false;
 80020be:	2300      	movs	r3, #0
 80020c0:	e114      	b.n	80022ec <build_response_frame+0x3b0>
	}

	size_t pos = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak startowy
	buffer[pos++] = PROTOCOL_START_BYTE;
 80020c8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80020d2:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80020d6:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	2226      	movs	r2, #38	@ 0x26
 80020e0:	701a      	strb	r2, [r3, #0]

	// Nadawca (3 znaki)
	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 80020e2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80020e6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80020f0:	18d0      	adds	r0, r2, r3
 80020f2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80020f6:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80020fa:	2203      	movs	r2, #3
 80020fc:	6819      	ldr	r1, [r3, #0]
 80020fe:	f007 ff8b 	bl	800a018 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002102:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002106:	3303      	adds	r3, #3
 8002108:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Odbiorca (3 znaki)
	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 800210c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002110:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800211a:	18d0      	adds	r0, r2, r3
 800211c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002120:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002124:	2203      	movs	r2, #3
 8002126:	6819      	ldr	r1, [r3, #0]
 8002128:	f007 ff76 	bl	800a018 <memcpy>
	pos += FIELD_ADDR_LEN;
 800212c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002130:	3303      	adds	r3, #3
 8002132:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Długość danych (3 cyfry ASCII)
	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 8002136:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800213a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800213e:	4973      	ldr	r1, [pc, #460]	@ (800230c <build_response_frame+0x3d0>)
 8002140:	4618      	mov	r0, r3
 8002142:	f007 fedf 	bl	8009f04 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 8002146:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800214a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002154:	4413      	add	r3, r2
 8002156:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800215a:	2203      	movs	r2, #3
 800215c:	4618      	mov	r0, r3
 800215e:	f007 ff5b 	bl	800a018 <memcpy>
	pos += FIELD_DATA_LEN;
 8002162:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002166:	3303      	adds	r3, #3
 8002168:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// ID ramki (2 cyfry ASCII)
	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 800216c:	f897 2460 	ldrb.w	r2, [r7, #1120]	@ 0x460
 8002170:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002174:	4966      	ldr	r1, [pc, #408]	@ (8002310 <build_response_frame+0x3d4>)
 8002176:	4618      	mov	r0, r3
 8002178:	f007 fec4 	bl	8009f04 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 800217c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002180:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800218a:	4413      	add	r3, r2
 800218c:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002190:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 8002194:	8812      	ldrh	r2, [r2, #0]
 8002196:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 8002198:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800219c:	3302      	adds	r3, #2
 800219e:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Dane odpowiedzi (hex-encoded)
	memcpy(&buffer[pos], data, data_len);
 80021a2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021a6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80021b0:	4413      	add	r3, r2
 80021b2:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80021b6:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 80021ba:	4618      	mov	r0, r3
 80021bc:	f007 ff2c 	bl	800a018 <memcpy>
	pos += data_len;
 80021c0:	f8d7 2438 	ldr.w	r2, [r7, #1080]	@ 0x438
 80021c4:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80021c8:	4413      	add	r3, r2
 80021ca:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Oblicz CRC dla całej ramki (bez & i *)
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	// Kopiuj pola do bufora CRC (od nadawcy do danych)
	// Note: CRC is calculated on the hex-encoded data as transmitted
	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 80021d4:	f107 0214 	add.w	r2, r7, #20
 80021d8:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80021dc:	18d0      	adds	r0, r2, r3
 80021de:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021e2:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80021e6:	2203      	movs	r2, #3
 80021e8:	6819      	ldr	r1, [r3, #0]
 80021ea:	f007 ff15 	bl	800a018 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 80021ee:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80021f2:	3303      	adds	r3, #3
 80021f4:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 80021f8:	f107 0214 	add.w	r2, r7, #20
 80021fc:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002200:	18d0      	adds	r0, r2, r3
 8002202:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002206:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800220a:	2203      	movs	r2, #3
 800220c:	6819      	ldr	r1, [r3, #0]
 800220e:	f007 ff03 	bl	800a018 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002212:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002216:	3303      	adds	r3, #3
 8002218:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 800221c:	f107 0214 	add.w	r2, r7, #20
 8002220:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002224:	4413      	add	r3, r2
 8002226:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800222a:	2203      	movs	r2, #3
 800222c:	4618      	mov	r0, r3
 800222e:	f007 fef3 	bl	800a018 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 8002232:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002236:	3303      	adds	r3, #3
 8002238:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 800223c:	f107 0214 	add.w	r2, r7, #20
 8002240:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002244:	4413      	add	r3, r2
 8002246:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800224a:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 800224e:	8812      	ldrh	r2, [r2, #0]
 8002250:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 8002252:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002256:	3302      	adds	r3, #2
 8002258:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], data, data_len);
 800225c:	f107 0214 	add.w	r2, r7, #20
 8002260:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002264:	4413      	add	r3, r2
 8002266:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800226a:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 800226e:	4618      	mov	r0, r3
 8002270:	f007 fed2 	bl	800a018 <memcpy>
	crc_pos += data_len;
 8002274:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 8002278:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 800227c:	4413      	add	r3, r2
 800227e:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe fb32 	bl	80008f4 <crc16_ccitt>
 8002290:	4603      	mov	r3, r0
 8002292:	f8a7 3432 	strh.w	r3, [r7, #1074]	@ 0x432

	// CRC jako 4 znaki hex ASCII (Big Endian)
	sprintf(&buffer[pos], "%04X", crc);
 8002296:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800229a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022a4:	4413      	add	r3, r2
 80022a6:	f8b7 2432 	ldrh.w	r2, [r7, #1074]	@ 0x432
 80022aa:	491a      	ldr	r1, [pc, #104]	@ (8002314 <build_response_frame+0x3d8>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f007 fe29 	bl	8009f04 <siprintf>
	pos += FIELD_CRC_LEN;
 80022b2:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022b6:	3304      	adds	r3, #4
 80022b8:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak końcowy
	buffer[pos++] = PROTOCOL_END_BYTE;
 80022bc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022c0:	1c5a      	adds	r2, r3, #1
 80022c2:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80022c6:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80022ca:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	4413      	add	r3, r2
 80022d2:	222a      	movs	r2, #42	@ 0x2a
 80022d4:	701a      	strb	r2, [r3, #0]

	// Zakończ string
	buffer[pos] = '\0';
 80022d6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022da:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022e4:	4413      	add	r3, r2
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]

	return true;
 80022ea:	2301      	movs	r3, #1
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	f207 4754 	addw	r7, r7, #1108	@ 0x454
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd90      	pop	{r4, r7, pc}
 80022f6:	bf00      	nop
 80022f8:	0800a970 	.word	0x0800a970
 80022fc:	0800a978 	.word	0x0800a978
 8002300:	0800a980 	.word	0x0800a980
 8002304:	0800a988 	.word	0x0800a988
 8002308:	0800a990 	.word	0x0800a990
 800230c:	0800a960 	.word	0x0800a960
 8002310:	0800a968 	.word	0x0800a968
 8002314:	0800a998 	.word	0x0800a998

08002318 <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	f5ad 7d57 	sub.w	sp, sp, #860	@ 0x35c
 800231e:	af04      	add	r7, sp, #16
 8002320:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002324:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8002328:	6018      	str	r0, [r3, #0]
 800232a:	460a      	mov	r2, r1
 800232c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002330:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8002334:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 8002336:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800233a:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 800233e:	8819      	ldrh	r1, [r3, #0]
 8002340:	f107 030c 	add.w	r3, r7, #12
 8002344:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002348:	f507 7052 	add.w	r0, r7, #840	@ 0x348
 800234c:	f5a0 7051 	sub.w	r0, r0, #836	@ 0x344
 8002350:	f240 1411 	movw	r4, #273	@ 0x111
 8002354:	9400      	str	r4, [sp, #0]
 8002356:	6800      	ldr	r0, [r0, #0]
 8002358:	f7fe ffd2 	bl	8001300 <parse_frame>
 800235c:	4603      	mov	r3, r0
 800235e:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
			sizeof(response));

	if (result == PARSE_OK) {
 8002362:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <process_received_frame+0x66>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 800236a:	f107 010c 	add.w	r1, r7, #12
 800236e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002372:	f240 1211 	movw	r2, #273	@ 0x111
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fa72 	bl	8002860 <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 800237c:	e0c3      	b.n	8002506 <process_received_frame+0x1ee>
	} else if (result == PARSE_CRC_ERROR) {
 800237e:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002382:	2b06      	cmp	r3, #6
 8002384:	d10c      	bne.n	80023a0 <process_received_frame+0x88>
		if (strlen(response) > 0) {
 8002386:	f107 030c 	add.w	r3, r7, #12
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 80ba 	beq.w	8002506 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 8002392:	f107 030c 	add.w	r3, r7, #12
 8002396:	4619      	mov	r1, r3
 8002398:	485d      	ldr	r0, [pc, #372]	@ (8002510 <process_received_frame+0x1f8>)
 800239a:	f7fe f971 	bl	8000680 <UART_TX_FSend>
}
 800239e:	e0b2      	b.n	8002506 <process_received_frame+0x1ee>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 80023a0:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d150      	bne.n	800244a <process_received_frame+0x132>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80023a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fd ff39 	bl	8000224 <strlen>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	f040 80a6 	bne.w	8002506 <process_received_frame+0x1ee>
			bool valid_sender = true;
 80023ba:	2301      	movs	r3, #1
 80023bc:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80023c6:	e01a      	b.n	80023fe <process_received_frame+0xe6>
				char ch = frame.sender[i];
 80023c8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80023cc:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80023d0:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
				if (ch == '&' || ch == '*') {
 80023dc:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 80023e0:	2b26      	cmp	r3, #38	@ 0x26
 80023e2:	d003      	beq.n	80023ec <process_received_frame+0xd4>
 80023e4:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 80023e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80023ea:	d103      	bne.n	80023f4 <process_received_frame+0xdc>
					valid_sender = false;
 80023ec:	2300      	movs	r3, #0
 80023ee:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
					break;
 80023f2:	e008      	b.n	8002406 <process_received_frame+0xee>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80023f4:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 80023f8:	3301      	adds	r3, #1
 80023fa:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80023fe:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002402:	2b02      	cmp	r3, #2
 8002404:	dde0      	ble.n	80023c8 <process_received_frame+0xb0>
			if (valid_sender) {
 8002406:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 800240a:	2b00      	cmp	r3, #0
 800240c:	d07b      	beq.n	8002506 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 800240e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002412:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002416:	7a9b      	ldrb	r3, [r3, #10]
 8002418:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800241c:	f107 000c 	add.w	r0, r7, #12
 8002420:	2102      	movs	r1, #2
 8002422:	9102      	str	r1, [sp, #8]
 8002424:	2100      	movs	r1, #0
 8002426:	9101      	str	r1, [sp, #4]
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	4613      	mov	r3, r2
 800242c:	4a39      	ldr	r2, [pc, #228]	@ (8002514 <process_received_frame+0x1fc>)
 800242e:	f240 1111 	movw	r1, #273	@ 0x111
 8002432:	f7ff fd83 	bl	8001f3c <build_response_frame>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d064      	beq.n	8002506 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800243c:	f107 030c 	add.w	r3, r7, #12
 8002440:	4619      	mov	r1, r3
 8002442:	4833      	ldr	r0, [pc, #204]	@ (8002510 <process_received_frame+0x1f8>)
 8002444:	f7fe f91c 	bl	8000680 <UART_TX_FSend>
}
 8002448:	e05d      	b.n	8002506 <process_received_frame+0x1ee>
	} else if (result == PARSE_CMD_ERROR) {
 800244a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800244e:	2b07      	cmp	r3, #7
 8002450:	d10b      	bne.n	800246a <process_received_frame+0x152>
		if (strlen(response) > 0) {
 8002452:	f107 030c 	add.w	r3, r7, #12
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d054      	beq.n	8002506 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	4619      	mov	r1, r3
 8002462:	482b      	ldr	r0, [pc, #172]	@ (8002510 <process_received_frame+0x1f8>)
 8002464:	f7fe f90c 	bl	8000680 <UART_TX_FSend>
}
 8002468:	e04d      	b.n	8002506 <process_received_frame+0x1ee>
	} else if (result == PARSE_INVALID_FORMAT) {
 800246a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800246e:	2b03      	cmp	r3, #3
 8002470:	d149      	bne.n	8002506 <process_received_frame+0x1ee>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 8002472:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002476:	4618      	mov	r0, r3
 8002478:	f7fd fed4 	bl	8000224 <strlen>
 800247c:	4603      	mov	r3, r0
 800247e:	2b03      	cmp	r3, #3
 8002480:	d141      	bne.n	8002506 <process_received_frame+0x1ee>
			bool valid_sender = true;
 8002482:	2301      	movs	r3, #1
 8002484:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002488:	2300      	movs	r3, #0
 800248a:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 800248e:	e01a      	b.n	80024c6 <process_received_frame+0x1ae>
				char ch = frame.sender[i];
 8002490:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002494:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 8002498:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 800249c:	4413      	add	r3, r2
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
				if (ch == '&' || ch == '*') {
 80024a4:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80024a8:	2b26      	cmp	r3, #38	@ 0x26
 80024aa:	d003      	beq.n	80024b4 <process_received_frame+0x19c>
 80024ac:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80024b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80024b2:	d103      	bne.n	80024bc <process_received_frame+0x1a4>
					valid_sender = false;
 80024b4:	2300      	movs	r3, #0
 80024b6:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
					break;
 80024ba:	e008      	b.n	80024ce <process_received_frame+0x1b6>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80024bc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80024c0:	3301      	adds	r3, #1
 80024c2:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80024c6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	dde0      	ble.n	8002490 <process_received_frame+0x178>
			if (valid_sender) {
 80024ce:	f897 333f 	ldrb.w	r3, [r7, #831]	@ 0x33f
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d017      	beq.n	8002506 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 80024d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80024da:	f107 000c 	add.w	r0, r7, #12
 80024de:	2204      	movs	r2, #4
 80024e0:	9202      	str	r2, [sp, #8]
 80024e2:	2200      	movs	r2, #0
 80024e4:	9201      	str	r2, [sp, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	9200      	str	r2, [sp, #0]
 80024ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002514 <process_received_frame+0x1fc>)
 80024ec:	f240 1111 	movw	r1, #273	@ 0x111
 80024f0:	f7ff fd24 	bl	8001f3c <build_response_frame>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d005      	beq.n	8002506 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 80024fa:	f107 030c 	add.w	r3, r7, #12
 80024fe:	4619      	mov	r1, r3
 8002500:	4803      	ldr	r0, [pc, #12]	@ (8002510 <process_received_frame+0x1f8>)
 8002502:	f7fe f8bd 	bl	8000680 <UART_TX_FSend>
}
 8002506:	bf00      	nop
 8002508:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 800250c:	46bd      	mov	sp, r7
 800250e:	bd90      	pop	{r4, r7, pc}
 8002510:	0800a9a0 	.word	0x0800a9a0
 8002514:	0800a954 	.word	0x0800a954

08002518 <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b0c8      	sub	sp, #288	@ 0x120
 800251c:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 800251e:	e18a      	b.n	8002836 <process_protocol_data+0x31e>
		int16_t received_char = UART_RX_GetChar();
 8002520:	f7fe f888 	bl	8000634 <UART_RX_GetChar>
 8002524:	4603      	mov	r3, r0
 8002526:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 800252a:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 800252e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002532:	f000 8187 	beq.w	8002844 <process_protocol_data+0x32c>
			break; // Brak danych
		}

		char c = (char) received_char;
 8002536:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800253a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 800253e:	4b9b      	ldr	r3, [pc, #620]	@ (80027ac <process_protocol_data+0x294>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b03      	cmp	r3, #3
 8002544:	f200 8177 	bhi.w	8002836 <process_protocol_data+0x31e>
 8002548:	a201      	add	r2, pc, #4	@ (adr r2, 8002550 <process_protocol_data+0x38>)
 800254a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800254e:	bf00      	nop
 8002550:	08002561 	.word	0x08002561
 8002554:	08002591 	.word	0x08002591
 8002558:	0800267d 	.word	0x0800267d
 800255c:	0800273d 	.word	0x0800273d
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 8002560:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002564:	2b26      	cmp	r3, #38	@ 0x26
 8002566:	f040 815f 	bne.w	8002828 <process_protocol_data+0x310>
				buffer_pos = 0;
 800256a:	4b91      	ldr	r3, [pc, #580]	@ (80027b0 <process_protocol_data+0x298>)
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002570:	4b8f      	ldr	r3, [pc, #572]	@ (80027b0 <process_protocol_data+0x298>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	498e      	ldr	r1, [pc, #568]	@ (80027b0 <process_protocol_data+0x298>)
 8002578:	600a      	str	r2, [r1, #0]
 800257a:	498e      	ldr	r1, [pc, #568]	@ (80027b4 <process_protocol_data+0x29c>)
 800257c:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002580:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002582:	4b8d      	ldr	r3, [pc, #564]	@ (80027b8 <process_protocol_data+0x2a0>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002588:	4b88      	ldr	r3, [pc, #544]	@ (80027ac <process_protocol_data+0x294>)
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 800258e:	e14b      	b.n	8002828 <process_protocol_data+0x310>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 8002590:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002594:	2b26      	cmp	r3, #38	@ 0x26
 8002596:	d10f      	bne.n	80025b8 <process_protocol_data+0xa0>
				buffer_pos = 0;
 8002598:	4b85      	ldr	r3, [pc, #532]	@ (80027b0 <process_protocol_data+0x298>)
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800259e:	4b84      	ldr	r3, [pc, #528]	@ (80027b0 <process_protocol_data+0x298>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	1c5a      	adds	r2, r3, #1
 80025a4:	4982      	ldr	r1, [pc, #520]	@ (80027b0 <process_protocol_data+0x298>)
 80025a6:	600a      	str	r2, [r1, #0]
 80025a8:	4982      	ldr	r1, [pc, #520]	@ (80027b4 <process_protocol_data+0x29c>)
 80025aa:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80025ae:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80025b0:	4b81      	ldr	r3, [pc, #516]	@ (80027b8 <process_protocol_data+0x2a0>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
				break;
 80025b6:	e13e      	b.n	8002836 <process_protocol_data+0x31e>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 80025b8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80025bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80025be:	d109      	bne.n	80025d4 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 80025c0:	4b7a      	ldr	r3, [pc, #488]	@ (80027ac <process_protocol_data+0x294>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80025c6:	4b7a      	ldr	r3, [pc, #488]	@ (80027b0 <process_protocol_data+0x298>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 80025cc:	4b7a      	ldr	r3, [pc, #488]	@ (80027b8 <process_protocol_data+0x2a0>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
				break;
 80025d2:	e130      	b.n	8002836 <process_protocol_data+0x31e>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 80025d4:	4b76      	ldr	r3, [pc, #472]	@ (80027b0 <process_protocol_data+0x298>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	1c5a      	adds	r2, r3, #1
 80025da:	4975      	ldr	r1, [pc, #468]	@ (80027b0 <process_protocol_data+0x298>)
 80025dc:	600a      	str	r2, [r1, #0]
 80025de:	4975      	ldr	r1, [pc, #468]	@ (80027b4 <process_protocol_data+0x29c>)
 80025e0:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80025e4:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 80025e6:	4b74      	ldr	r3, [pc, #464]	@ (80027b8 <process_protocol_data+0x2a0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	4a72      	ldr	r2, [pc, #456]	@ (80027b8 <process_protocol_data+0x2a0>)
 80025ee:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 80025f0:	4b71      	ldr	r3, [pc, #452]	@ (80027b8 <process_protocol_data+0x2a0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 80025f4:	2b0a      	cmp	r3, #10
 80025f6:	f240 8119 	bls.w	800282c <process_protocol_data+0x314>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 80025fa:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80025fe:	2203      	movs	r2, #3
 8002600:	496e      	ldr	r1, [pc, #440]	@ (80027bc <process_protocol_data+0x2a4>)
 8002602:	4618      	mov	r0, r3
 8002604:	f007 fd08 	bl	800a018 <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 8002608:	2300      	movs	r3, #0
 800260a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 800260e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002612:	2203      	movs	r2, #3
 8002614:	496a      	ldr	r1, [pc, #424]	@ (80027c0 <process_protocol_data+0x2a8>)
 8002616:	4618      	mov	r0, r3
 8002618:	f007 fcfe 	bl	800a018 <memcpy>
				FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 8002622:	4b64      	ldr	r3, [pc, #400]	@ (80027b4 <process_protocol_data+0x29c>)
 8002624:	895b      	ldrh	r3, [r3, #10]
 8002626:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 800262a:	2300      	movs	r3, #0
 800262c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 8002630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002634:	2203      	movs	r2, #3
 8002636:	4963      	ldr	r1, [pc, #396]	@ (80027c4 <process_protocol_data+0x2ac>)
 8002638:	4618      	mov	r0, r3
 800263a:	f007 fced 	bl	800a018 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 800263e:	2300      	movs	r3, #0
 8002640:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 8002644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe fc5f 	bl	8000f0c <convert_char_to_int>
 800264e:	4603      	mov	r3, r0
 8002650:	b29a      	uxth	r2, r3
 8002652:	4b5d      	ldr	r3, [pc, #372]	@ (80027c8 <process_protocol_data+0x2b0>)
 8002654:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 8002656:	4b5c      	ldr	r3, [pc, #368]	@ (80027c8 <process_protocol_data+0x2b0>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800265e:	d906      	bls.n	800266e <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 8002660:	4b52      	ldr	r3, [pc, #328]	@ (80027ac <process_protocol_data+0x294>)
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 8002666:	4b52      	ldr	r3, [pc, #328]	@ (80027b0 <process_protocol_data+0x298>)
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	e0e3      	b.n	8002836 <process_protocol_data+0x31e>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 800266e:	4b57      	ldr	r3, [pc, #348]	@ (80027cc <process_protocol_data+0x2b4>)
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 8002674:	4b4d      	ldr	r3, [pc, #308]	@ (80027ac <process_protocol_data+0x294>)
 8002676:	2202      	movs	r2, #2
 8002678:	701a      	strb	r2, [r3, #0]
			}
			break;
 800267a:	e0d7      	b.n	800282c <process_protocol_data+0x314>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 800267c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002680:	2b26      	cmp	r3, #38	@ 0x26
 8002682:	d11b      	bne.n	80026bc <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 8002684:	4b4a      	ldr	r3, [pc, #296]	@ (80027b0 <process_protocol_data+0x298>)
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800268a:	4b49      	ldr	r3, [pc, #292]	@ (80027b0 <process_protocol_data+0x298>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	4947      	ldr	r1, [pc, #284]	@ (80027b0 <process_protocol_data+0x298>)
 8002692:	600a      	str	r2, [r1, #0]
 8002694:	4947      	ldr	r1, [pc, #284]	@ (80027b4 <process_protocol_data+0x29c>)
 8002696:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800269a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800269c:	4b46      	ldr	r3, [pc, #280]	@ (80027b8 <process_protocol_data+0x2a0>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 80026a2:	4b4a      	ldr	r3, [pc, #296]	@ (80027cc <process_protocol_data+0x2b4>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 80026a8:	4b47      	ldr	r3, [pc, #284]	@ (80027c8 <process_protocol_data+0x2b0>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 80026ae:	4b48      	ldr	r3, [pc, #288]	@ (80027d0 <process_protocol_data+0x2b8>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80026b4:	4b3d      	ldr	r3, [pc, #244]	@ (80027ac <process_protocol_data+0x294>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	701a      	strb	r2, [r3, #0]
				break;
 80026ba:	e0bc      	b.n	8002836 <process_protocol_data+0x31e>
			}

			frame_buffer[buffer_pos++] = c;
 80026bc:	4b3c      	ldr	r3, [pc, #240]	@ (80027b0 <process_protocol_data+0x298>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	493b      	ldr	r1, [pc, #236]	@ (80027b0 <process_protocol_data+0x298>)
 80026c4:	600a      	str	r2, [r1, #0]
 80026c6:	493b      	ldr	r1, [pc, #236]	@ (80027b4 <process_protocol_data+0x29c>)
 80026c8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80026cc:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 80026ce:	4b3f      	ldr	r3, [pc, #252]	@ (80027cc <process_protocol_data+0x2b4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	3301      	adds	r3, #1
 80026d4:	4a3d      	ldr	r2, [pc, #244]	@ (80027cc <process_protocol_data+0x2b4>)
 80026d6:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 80026d8:	4b35      	ldr	r3, [pc, #212]	@ (80027b0 <process_protocol_data+0x298>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80026e0:	d906      	bls.n	80026f0 <process_protocol_data+0x1d8>
				state = STATE_IDLE;
 80026e2:	4b32      	ldr	r3, [pc, #200]	@ (80027ac <process_protocol_data+0x294>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80026e8:	4b31      	ldr	r3, [pc, #196]	@ (80027b0 <process_protocol_data+0x298>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
				break;
 80026ee:	e0a2      	b.n	8002836 <process_protocol_data+0x31e>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 80026f0:	4b35      	ldr	r3, [pc, #212]	@ (80027c8 <process_protocol_data+0x2b0>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	4b35      	ldr	r3, [pc, #212]	@ (80027cc <process_protocol_data+0x2b4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	f200 8098 	bhi.w	8002830 <process_protocol_data+0x318>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8002700:	230c      	movs	r3, #12
 8002702:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 8002706:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800270a:	4a2a      	ldr	r2, [pc, #168]	@ (80027b4 <process_protocol_data+0x29c>)
 800270c:	1899      	adds	r1, r3, r2
 800270e:	4b2e      	ldr	r3, [pc, #184]	@ (80027c8 <process_protocol_data+0x2b0>)
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	461a      	mov	r2, r3
 8002714:	1d3b      	adds	r3, r7, #4
 8002716:	4618      	mov	r0, r3
 8002718:	f007 fc7e 	bl	800a018 <memcpy>
				data_str[expected_data_len] = '\0';
 800271c:	4b2a      	ldr	r3, [pc, #168]	@ (80027c8 <process_protocol_data+0x2b0>)
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002726:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800272a:	2100      	movs	r1, #0
 800272c:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 800272e:	4b28      	ldr	r3, [pc, #160]	@ (80027d0 <process_protocol_data+0x2b8>)
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 8002734:	4b1d      	ldr	r3, [pc, #116]	@ (80027ac <process_protocol_data+0x294>)
 8002736:	2203      	movs	r2, #3
 8002738:	701a      	strb	r2, [r3, #0]
			}
			break;
 800273a:	e079      	b.n	8002830 <process_protocol_data+0x318>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 800273c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002740:	2b26      	cmp	r3, #38	@ 0x26
 8002742:	d115      	bne.n	8002770 <process_protocol_data+0x258>
				buffer_pos = 0;
 8002744:	4b1a      	ldr	r3, [pc, #104]	@ (80027b0 <process_protocol_data+0x298>)
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800274a:	4b19      	ldr	r3, [pc, #100]	@ (80027b0 <process_protocol_data+0x298>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	4917      	ldr	r1, [pc, #92]	@ (80027b0 <process_protocol_data+0x298>)
 8002752:	600a      	str	r2, [r1, #0]
 8002754:	4917      	ldr	r1, [pc, #92]	@ (80027b4 <process_protocol_data+0x29c>)
 8002756:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800275a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800275c:	4b16      	ldr	r3, [pc, #88]	@ (80027b8 <process_protocol_data+0x2a0>)
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002762:	4b1b      	ldr	r3, [pc, #108]	@ (80027d0 <process_protocol_data+0x2b8>)
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002768:	4b10      	ldr	r3, [pc, #64]	@ (80027ac <process_protocol_data+0x294>)
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
				break;
 800276e:	e062      	b.n	8002836 <process_protocol_data+0x31e>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 8002770:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002774:	2b2a      	cmp	r3, #42	@ 0x2a
 8002776:	d12d      	bne.n	80027d4 <process_protocol_data+0x2bc>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 8002778:	4b0d      	ldr	r3, [pc, #52]	@ (80027b0 <process_protocol_data+0x298>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	490c      	ldr	r1, [pc, #48]	@ (80027b0 <process_protocol_data+0x298>)
 8002780:	600a      	str	r2, [r1, #0]
 8002782:	490c      	ldr	r1, [pc, #48]	@ (80027b4 <process_protocol_data+0x29c>)
 8002784:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002788:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 800278a:	4b09      	ldr	r3, [pc, #36]	@ (80027b0 <process_protocol_data+0x298>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	b29b      	uxth	r3, r3
 8002790:	4619      	mov	r1, r3
 8002792:	4808      	ldr	r0, [pc, #32]	@ (80027b4 <process_protocol_data+0x29c>)
 8002794:	f7ff fdc0 	bl	8002318 <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 8002798:	4b04      	ldr	r3, [pc, #16]	@ (80027ac <process_protocol_data+0x294>)
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 800279e:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <process_protocol_data+0x298>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80027a4:	4b0a      	ldr	r3, [pc, #40]	@ (80027d0 <process_protocol_data+0x2b8>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
				break;
 80027aa:	e044      	b.n	8002836 <process_protocol_data+0x31e>
 80027ac:	20002435 	.word	0x20002435
 80027b0:	20002438 	.word	0x20002438
 80027b4:	2000243c 	.word	0x2000243c
 80027b8:	20002550 	.word	0x20002550
 80027bc:	2000243d 	.word	0x2000243d
 80027c0:	20002440 	.word	0x20002440
 80027c4:	20002443 	.word	0x20002443
 80027c8:	20002554 	.word	0x20002554
 80027cc:	20002558 	.word	0x20002558
 80027d0:	2000255c 	.word	0x2000255c
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 80027d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002850 <process_protocol_data+0x338>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	491d      	ldr	r1, [pc, #116]	@ (8002850 <process_protocol_data+0x338>)
 80027dc:	600a      	str	r2, [r1, #0]
 80027de:	491d      	ldr	r1, [pc, #116]	@ (8002854 <process_protocol_data+0x33c>)
 80027e0:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027e4:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 80027e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002858 <process_protocol_data+0x340>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3301      	adds	r3, #1
 80027ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002858 <process_protocol_data+0x340>)
 80027ee:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 80027f0:	4b19      	ldr	r3, [pc, #100]	@ (8002858 <process_protocol_data+0x340>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d908      	bls.n	800280a <process_protocol_data+0x2f2>
				state = STATE_IDLE;
 80027f8:	4b18      	ldr	r3, [pc, #96]	@ (800285c <process_protocol_data+0x344>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80027fe:	4b14      	ldr	r3, [pc, #80]	@ (8002850 <process_protocol_data+0x338>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002804:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <process_protocol_data+0x340>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 800280a:	4b11      	ldr	r3, [pc, #68]	@ (8002850 <process_protocol_data+0x338>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002812:	d90f      	bls.n	8002834 <process_protocol_data+0x31c>
				state = STATE_IDLE;
 8002814:	4b11      	ldr	r3, [pc, #68]	@ (800285c <process_protocol_data+0x344>)
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 800281a:	4b0d      	ldr	r3, [pc, #52]	@ (8002850 <process_protocol_data+0x338>)
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002820:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <process_protocol_data+0x340>)
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
			}
			break;
 8002826:	e005      	b.n	8002834 <process_protocol_data+0x31c>
			break;
 8002828:	bf00      	nop
 800282a:	e004      	b.n	8002836 <process_protocol_data+0x31e>
			break;
 800282c:	bf00      	nop
 800282e:	e002      	b.n	8002836 <process_protocol_data+0x31e>
			break;
 8002830:	bf00      	nop
 8002832:	e000      	b.n	8002836 <process_protocol_data+0x31e>
			break;
 8002834:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 8002836:	f7fd fee9 	bl	800060c <UART_RX_IsEmpty>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	f43f ae6f 	beq.w	8002520 <process_protocol_data+0x8>
		}
	}
}
 8002842:	e000      	b.n	8002846 <process_protocol_data+0x32e>
			break; // Brak danych
 8002844:	bf00      	nop
}
 8002846:	bf00      	nop
 8002848:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20002438 	.word	0x20002438
 8002854:	2000243c 	.word	0x2000243c
 8002858:	2000255c 	.word	0x2000255c
 800285c:	20002435 	.word	0x20002435

08002860 <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b0d5      	sub	sp, #340	@ 0x154
 8002864:	af04      	add	r7, sp, #16
 8002866:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800286a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800286e:	6018      	str	r0, [r3, #0]
 8002870:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002874:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002878:	6019      	str	r1, [r3, #0]
 800287a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800287e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002882:	601a      	str	r2, [r3, #0]
	char data_buffer[MAX_PAYLOAD_LEN];
	ErrorCode error = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	switch (frame->command) {
 800288a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800288e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002898:	2b0b      	cmp	r3, #11
 800289a:	f200 8581 	bhi.w	80033a0 <process_command+0xb40>
 800289e:	a201      	add	r2, pc, #4	@ (adr r2, 80028a4 <process_command+0x44>)
 80028a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a4:	080028d5 	.word	0x080028d5
 80028a8:	08002933 	.word	0x08002933
 80028ac:	08002ce7 	.word	0x08002ce7
 80028b0:	08002ead 	.word	0x08002ead
 80028b4:	08003061 	.word	0x08003061
 80028b8:	080031d1 	.word	0x080031d1
 80028bc:	08002e45 	.word	0x08002e45
 80028c0:	08002fdb 	.word	0x08002fdb
 80028c4:	08003165 	.word	0x08003165
 80028c8:	0800331b 	.word	0x0800331b
 80028cc:	08002991 	.word	0x08002991
 80028d0:	08002a73 	.word	0x08002a73
	case START_CMD:
		// Start data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 80028d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028dc:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80028de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	7a9b      	ldrb	r3, [r3, #10]
 80028ea:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80028ee:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80028f2:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80028f6:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80028fa:	2400      	movs	r4, #0
 80028fc:	9402      	str	r4, [sp, #8]
 80028fe:	4cc2      	ldr	r4, [pc, #776]	@ (8002c08 <process_command+0x3a8>)
 8002900:	9401      	str	r4, [sp, #4]
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	4613      	mov	r3, r2
 8002906:	4ac1      	ldr	r2, [pc, #772]	@ (8002c0c <process_command+0x3ac>)
 8002908:	6809      	ldr	r1, [r1, #0]
 800290a:	6800      	ldr	r0, [r0, #0]
 800290c:	f7ff fb16 	bl	8001f3c <build_response_frame>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 856e 	beq.w	80033f4 <process_command+0xb94>
			HAL_TIM_Base_Start_IT(&htim3);
 8002918:	48bd      	ldr	r0, [pc, #756]	@ (8002c10 <process_command+0x3b0>)
 800291a:	f005 febb 	bl	8008694 <HAL_TIM_Base_Start_IT>
			UART_TX_FSend("%s", response_buffer);
 800291e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002922:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002926:	6819      	ldr	r1, [r3, #0]
 8002928:	48ba      	ldr	r0, [pc, #744]	@ (8002c14 <process_command+0x3b4>)
 800292a:	f7fd fea9 	bl	8000680 <UART_TX_FSend>
		}
		break;
 800292e:	f000 bd61 	b.w	80033f4 <process_command+0xb94>

	case STOP_CMD:
		// Stop data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002932:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002936:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800293a:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800293c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002940:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	7a9b      	ldrb	r3, [r3, #10]
 8002948:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800294c:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002950:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002954:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002958:	2400      	movs	r4, #0
 800295a:	9402      	str	r4, [sp, #8]
 800295c:	4caa      	ldr	r4, [pc, #680]	@ (8002c08 <process_command+0x3a8>)
 800295e:	9401      	str	r4, [sp, #4]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	4613      	mov	r3, r2
 8002964:	4aa9      	ldr	r2, [pc, #676]	@ (8002c0c <process_command+0x3ac>)
 8002966:	6809      	ldr	r1, [r1, #0]
 8002968:	6800      	ldr	r0, [r0, #0]
 800296a:	f7ff fae7 	bl	8001f3c <build_response_frame>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 8541 	beq.w	80033f8 <process_command+0xb98>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002976:	48a6      	ldr	r0, [pc, #664]	@ (8002c10 <process_command+0x3b0>)
 8002978:	f005 fefc 	bl	8008774 <HAL_TIM_Base_Stop_IT>
			UART_TX_FSend("%s", response_buffer);
 800297c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002980:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002984:	6819      	ldr	r1, [r3, #0]
 8002986:	48a3      	ldr	r0, [pc, #652]	@ (8002c14 <process_command+0x3b4>)
 8002988:	f7fd fe7a 	bl	8000680 <UART_TX_FSend>
		}
		break;
 800298c:	f000 bd34 	b.w	80033f8 <process_command+0xb98>

	case RDRAW_CMD:
		// Read raw sensor data in ANS format
	{
		ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002990:	f7fd ff30 	bl	80007f4 <ColorBuffer_GetLatest>
 8002994:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
		if (latest != NULL) {
 8002998:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800299c:	2b00      	cmp	r3, #0
 800299e:	d035      	beq.n	8002a0c <process_command+0x1ac>
			format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 80029a0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80029a4:	f107 0314 	add.w	r3, r7, #20
 80029a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fe fa8b 	bl	8000ec8 <format_ans_data>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, data_buffer, 0)) {
 80029b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029ba:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80029bc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029c0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	7a9b      	ldrb	r3, [r3, #10]
 80029c8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80029cc:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80029d0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80029d4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80029d8:	2200      	movs	r2, #0
 80029da:	9202      	str	r2, [sp, #8]
 80029dc:	f107 0214 	add.w	r2, r7, #20
 80029e0:	9201      	str	r2, [sp, #4]
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	4623      	mov	r3, r4
 80029e6:	4a89      	ldr	r2, [pc, #548]	@ (8002c0c <process_command+0x3ac>)
 80029e8:	6809      	ldr	r1, [r1, #0]
 80029ea:	6800      	ldr	r0, [r0, #0]
 80029ec:	f7ff faa6 	bl	8001f3c <build_response_frame>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8502 	beq.w	80033fc <process_command+0xb9c>
				UART_TX_FSend("%s", response_buffer);
 80029f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029fc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a00:	6819      	ldr	r1, [r3, #0]
 8002a02:	4884      	ldr	r0, [pc, #528]	@ (8002c14 <process_command+0x3b4>)
 8002a04:	f7fd fe3c 	bl	8000680 <UART_TX_FSend>
					frame->sender, frame->frame_id, data_buffer, 0)) {
				UART_TX_FSend("%s", response_buffer);
			}
		}
	}
		break;
 8002a08:	f000 bcf8 	b.w	80033fc <process_command+0xb9c>
			sprintf(data_buffer, "NODATA");
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4981      	ldr	r1, [pc, #516]	@ (8002c18 <process_command+0x3b8>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f007 fa76 	bl	8009f04 <siprintf>
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002a18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a20:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002a22:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	7a9b      	ldrb	r3, [r3, #10]
 8002a2e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002a32:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002a36:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002a3a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002a3e:	2200      	movs	r2, #0
 8002a40:	9202      	str	r2, [sp, #8]
 8002a42:	f107 0214 	add.w	r2, r7, #20
 8002a46:	9201      	str	r2, [sp, #4]
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	4623      	mov	r3, r4
 8002a4c:	4a6f      	ldr	r2, [pc, #444]	@ (8002c0c <process_command+0x3ac>)
 8002a4e:	6809      	ldr	r1, [r1, #0]
 8002a50:	6800      	ldr	r0, [r0, #0]
 8002a52:	f7ff fa73 	bl	8001f3c <build_response_frame>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 84cf 	beq.w	80033fc <process_command+0xb9c>
				UART_TX_FSend("%s", response_buffer);
 8002a5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a62:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a66:	6819      	ldr	r1, [r3, #0]
 8002a68:	486a      	ldr	r0, [pc, #424]	@ (8002c14 <process_command+0x3b4>)
 8002a6a:	f7fd fe09 	bl	8000680 <UART_TX_FSend>
		break;
 8002a6e:	f000 bcc5 	b.w	80033fc <process_command+0xb9c>

	case RDARC_CMD:
		// Read archived data by time offset (5 digits)
	{
		if (frame->params_len != PARAM_LEN_RDARC) {
 8002a72:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a76:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002a80:	2b05      	cmp	r3, #5
 8002a82:	d003      	beq.n	8002a8c <process_command+0x22c>
			error = WRLEN;
 8002a84:	2302      	movs	r3, #2
 8002a86:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002a8a:	e0fb      	b.n	8002c84 <process_command+0x424>
		} else {
			// Parse time offset parameter (5 ASCII digits)
			uint32_t time_offset = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
			for (int i = 0; i < 5; i++) {
 8002a92:	2300      	movs	r3, #0
 8002a94:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002a98:	e02a      	b.n	8002af0 <process_command+0x290>
				char digit = frame->params[i];
 8002a9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
				if (digit < '0' || digit > '9') {
 8002ab4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002ab8:	2b2f      	cmp	r3, #47	@ 0x2f
 8002aba:	d903      	bls.n	8002ac4 <process_command+0x264>
 8002abc:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002ac0:	2b39      	cmp	r3, #57	@ 0x39
 8002ac2:	d903      	bls.n	8002acc <process_command+0x26c>
					error = WRCMD;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
					break;
 8002aca:	e015      	b.n	8002af8 <process_command+0x298>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002acc:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	461a      	mov	r2, r3
 8002ada:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002ade:	4413      	add	r3, r2
 8002ae0:	3b30      	subs	r3, #48	@ 0x30
 8002ae2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
			for (int i = 0; i < 5; i++) {
 8002ae6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002aea:	3301      	adds	r3, #1
 8002aec:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002af0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	ddd0      	ble.n	8002a9a <process_command+0x23a>
			}

			if (!error) {
 8002af8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f040 80c1 	bne.w	8002c84 <process_command+0x424>
				// Validate time offset range: 00001 - Tmax = 600 * Tint
				extern volatile uint32_t timer_interval;
				uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002b02:	4b46      	ldr	r3, [pc, #280]	@ (8002c1c <process_command+0x3bc>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002b0a:	fb02 f303 	mul.w	r3, r2, r3
 8002b0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
				if (time_offset == 0 || time_offset > max_offset) {
 8002b12:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <process_command+0x2c6>
 8002b1a:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002b1e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d931      	bls.n	8002b8a <process_command+0x32a>
					sprintf(data_buffer, "OUTOFRANGE");
 8002b26:	f107 0314 	add.w	r3, r7, #20
 8002b2a:	493d      	ldr	r1, [pc, #244]	@ (8002c20 <process_command+0x3c0>)
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f007 f9e9 	bl	8009f04 <siprintf>
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002b32:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b3a:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002b3c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b40:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	7a9b      	ldrb	r3, [r3, #10]
 8002b48:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b4c:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002b50:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b54:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002b58:	2200      	movs	r2, #0
 8002b5a:	9202      	str	r2, [sp, #8]
 8002b5c:	f107 0214 	add.w	r2, r7, #20
 8002b60:	9201      	str	r2, [sp, #4]
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	4623      	mov	r3, r4
 8002b66:	4a29      	ldr	r2, [pc, #164]	@ (8002c0c <process_command+0x3ac>)
 8002b68:	6809      	ldr	r1, [r1, #0]
 8002b6a:	6800      	ldr	r0, [r0, #0]
 8002b6c:	f7ff f9e6 	bl	8001f3c <build_response_frame>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 8086 	beq.w	8002c84 <process_command+0x424>
							0)) {
						UART_TX_FSend("%s", response_buffer);
 8002b78:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b7c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b80:	6819      	ldr	r1, [r3, #0]
 8002b82:	4824      	ldr	r0, [pc, #144]	@ (8002c14 <process_command+0x3b4>)
 8002b84:	f7fd fd7c 	bl	8000680 <UART_TX_FSend>
					if (build_response_frame(response_buffer, response_size,
 8002b88:	e07c      	b.n	8002c84 <process_command+0x424>
					}
				} else {
					ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(
 8002b8a:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8002b8e:	f7fd fe57 	bl	8000840 <ColorBuffer_GetByTimeOffset>
 8002b92:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
							time_offset);
					if (entry != NULL) {
 8002b96:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d042      	beq.n	8002c24 <process_command+0x3c4>
						format_ans_data(data_buffer, sizeof(data_buffer),
 8002b9e:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe f98c 	bl	8000ec8 <format_ans_data>
								&entry->data);
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002bb0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bb4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bb8:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002bba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	7a9b      	ldrb	r3, [r3, #10]
 8002bc6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bca:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002bce:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bd2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	9202      	str	r2, [sp, #8]
 8002bda:	f107 0214 	add.w	r2, r7, #20
 8002bde:	9201      	str	r2, [sp, #4]
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	4623      	mov	r3, r4
 8002be4:	4a09      	ldr	r2, [pc, #36]	@ (8002c0c <process_command+0x3ac>)
 8002be6:	6809      	ldr	r1, [r1, #0]
 8002be8:	6800      	ldr	r0, [r0, #0]
 8002bea:	f7ff f9a7 	bl	8001f3c <build_response_frame>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d047      	beq.n	8002c84 <process_command+0x424>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002bf4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bf8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002bfc:	6819      	ldr	r1, [r3, #0]
 8002bfe:	4805      	ldr	r0, [pc, #20]	@ (8002c14 <process_command+0x3b4>)
 8002c00:	f7fd fd3e 	bl	8000680 <UART_TX_FSend>
 8002c04:	e03e      	b.n	8002c84 <process_command+0x424>
 8002c06:	bf00      	nop
 8002c08:	0800a9a4 	.word	0x0800a9a4
 8002c0c:	0800a954 	.word	0x0800a954
 8002c10:	20002570 	.word	0x20002570
 8002c14:	0800a9a0 	.word	0x0800a9a0
 8002c18:	0800a9a8 	.word	0x0800a9a8
 8002c1c:	20000000 	.word	0x20000000
 8002c20:	0800a9b0 	.word	0x0800a9b0
						}
					} else {
						// No data found for given time offset
						sprintf(data_buffer, "NODATA");
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	49a7      	ldr	r1, [pc, #668]	@ (8002ec8 <process_command+0x668>)
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f007 f96a 	bl	8009f04 <siprintf>
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002c30:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c34:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c38:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002c3a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	7a9b      	ldrb	r3, [r3, #10]
 8002c46:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c4a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002c4e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c52:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002c56:	2200      	movs	r2, #0
 8002c58:	9202      	str	r2, [sp, #8]
 8002c5a:	f107 0214 	add.w	r2, r7, #20
 8002c5e:	9201      	str	r2, [sp, #4]
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	4623      	mov	r3, r4
 8002c64:	4a99      	ldr	r2, [pc, #612]	@ (8002ecc <process_command+0x66c>)
 8002c66:	6809      	ldr	r1, [r1, #0]
 8002c68:	6800      	ldr	r0, [r0, #0]
 8002c6a:	f7ff f967 	bl	8001f3c <build_response_frame>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d007      	beq.n	8002c84 <process_command+0x424>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002c74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c78:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c7c:	6819      	ldr	r1, [r3, #0]
 8002c7e:	4894      	ldr	r0, [pc, #592]	@ (8002ed0 <process_command+0x670>)
 8002c80:	f7fd fcfe 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002c84:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 83b9 	beq.w	8003400 <process_command+0xba0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002c8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c96:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c98:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c9c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	7a9b      	ldrb	r3, [r3, #10]
 8002ca4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002ca8:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002cac:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002cb0:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002cb4:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002cb8:	9202      	str	r2, [sp, #8]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	9201      	str	r2, [sp, #4]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	4623      	mov	r3, r4
 8002cc2:	4a82      	ldr	r2, [pc, #520]	@ (8002ecc <process_command+0x66c>)
 8002cc4:	6809      	ldr	r1, [r1, #0]
 8002cc6:	6800      	ldr	r0, [r0, #0]
 8002cc8:	f7ff f938 	bl	8001f3c <build_response_frame>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8396 	beq.w	8003400 <process_command+0xba0>
				UART_TX_FSend("%s", response_buffer);
 8002cd4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cd8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002cdc:	6819      	ldr	r1, [r3, #0]
 8002cde:	487c      	ldr	r0, [pc, #496]	@ (8002ed0 <process_command+0x670>)
 8002ce0:	f7fd fcce 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002ce4:	e38c      	b.n	8003400 <process_command+0xba0>


	case SETINT_CMD:
		// Set collection interval (5 digits)
	{
		if (frame->params_len != PARAM_LEN_SETINT) {
 8002ce6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002cf4:	2b05      	cmp	r3, #5
 8002cf6:	d003      	beq.n	8002d00 <process_command+0x4a0>
			error = WRLEN;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002cfe:	e070      	b.n	8002de2 <process_command+0x582>
		} else {
			// Parse interval parameter (5 ASCII digits)
			uint32_t new_interval = 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			for (int i = 0; i < 5; i++) {
 8002d06:	2300      	movs	r3, #0
 8002d08:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002d0c:	e02a      	b.n	8002d64 <process_command+0x504>
				char digit = frame->params[i];
 8002d0e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d12:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
				if (digit < '0' || digit > '9') {
 8002d28:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d2c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d2e:	d903      	bls.n	8002d38 <process_command+0x4d8>
 8002d30:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d34:	2b39      	cmp	r3, #57	@ 0x39
 8002d36:	d903      	bls.n	8002d40 <process_command+0x4e0>
					error = WRCMD;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
					break;
 8002d3e:	e015      	b.n	8002d6c <process_command+0x50c>
				}
				new_interval = new_interval * 10 + (digit - '0');
 8002d40:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d52:	4413      	add	r3, r2
 8002d54:	3b30      	subs	r3, #48	@ 0x30
 8002d56:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			for (int i = 0; i < 5; i++) {
 8002d5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002d64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	ddd0      	ble.n	8002d0e <process_command+0x4ae>
			}

			if (!error && new_interval > 0) {
 8002d6c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d131      	bne.n	8002dd8 <process_command+0x578>
 8002d74:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d02d      	beq.n	8002dd8 <process_command+0x578>
				extern volatile uint32_t timer_interval;

				timer_interval = new_interval;
 8002d7c:	4a55      	ldr	r2, [pc, #340]	@ (8002ed4 <process_command+0x674>)
 8002d7e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002d82:	6013      	str	r3, [r2, #0]

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002d84:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d8c:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8002d8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	7a9b      	ldrb	r3, [r3, #10]
 8002d9a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002d9e:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002da2:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002da6:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002daa:	2400      	movs	r4, #0
 8002dac:	9402      	str	r4, [sp, #8]
 8002dae:	4c4a      	ldr	r4, [pc, #296]	@ (8002ed8 <process_command+0x678>)
 8002db0:	9401      	str	r4, [sp, #4]
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	4613      	mov	r3, r2
 8002db6:	4a45      	ldr	r2, [pc, #276]	@ (8002ecc <process_command+0x66c>)
 8002db8:	6809      	ldr	r1, [r1, #0]
 8002dba:	6800      	ldr	r0, [r0, #0]
 8002dbc:	f7ff f8be 	bl	8001f3c <build_response_frame>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00c      	beq.n	8002de0 <process_command+0x580>
					UART_TX_FSend("%s", response_buffer);
 8002dc6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002dce:	6819      	ldr	r1, [r3, #0]
 8002dd0:	483f      	ldr	r0, [pc, #252]	@ (8002ed0 <process_command+0x670>)
 8002dd2:	f7fd fc55 	bl	8000680 <UART_TX_FSend>
			if (!error && new_interval > 0) {
 8002dd6:	e003      	b.n	8002de0 <process_command+0x580>
				}
			} else {
				error = WRCMD;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002dde:	e000      	b.n	8002de2 <process_command+0x582>
			if (!error && new_interval > 0) {
 8002de0:	bf00      	nop
			}
		}

		if (error) {
 8002de2:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 830c 	beq.w	8003404 <process_command+0xba4>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002dec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002df0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002df4:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002df6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002dfa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	7a9b      	ldrb	r3, [r3, #10]
 8002e02:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e06:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002e0a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e0e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002e12:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002e16:	9202      	str	r2, [sp, #8]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	9201      	str	r2, [sp, #4]
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	4623      	mov	r3, r4
 8002e20:	4a2a      	ldr	r2, [pc, #168]	@ (8002ecc <process_command+0x66c>)
 8002e22:	6809      	ldr	r1, [r1, #0]
 8002e24:	6800      	ldr	r0, [r0, #0]
 8002e26:	f7ff f889 	bl	8001f3c <build_response_frame>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 82e9 	beq.w	8003404 <process_command+0xba4>
				UART_TX_FSend("%s", response_buffer);
 8002e32:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e36:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e3a:	6819      	ldr	r1, [r3, #0]
 8002e3c:	4824      	ldr	r0, [pc, #144]	@ (8002ed0 <process_command+0x670>)
 8002e3e:	f7fd fc1f 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002e42:	e2df      	b.n	8003404 <process_command+0xba4>

	case GETINT_CMD:
		// Get current collection interval
	{
		extern volatile uint32_t timer_interval;
		sprintf(data_buffer, "INT%05lu", timer_interval);
 8002e44:	4b23      	ldr	r3, [pc, #140]	@ (8002ed4 <process_command+0x674>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	4923      	ldr	r1, [pc, #140]	@ (8002edc <process_command+0x67c>)
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f007 f858 	bl	8009f04 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8002e54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e5c:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	7a9b      	ldrb	r3, [r3, #10]
 8002e6a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e6e:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002e72:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e76:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	9202      	str	r2, [sp, #8]
 8002e7e:	f107 0214 	add.w	r2, r7, #20
 8002e82:	9201      	str	r2, [sp, #4]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4623      	mov	r3, r4
 8002e88:	4a10      	ldr	r2, [pc, #64]	@ (8002ecc <process_command+0x66c>)
 8002e8a:	6809      	ldr	r1, [r1, #0]
 8002e8c:	6800      	ldr	r0, [r0, #0]
 8002e8e:	f7ff f855 	bl	8001f3c <build_response_frame>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 82b7 	beq.w	8003408 <process_command+0xba8>
			UART_TX_FSend("%s", response_buffer);
 8002e9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e9e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ea2:	6819      	ldr	r1, [r3, #0]
 8002ea4:	480a      	ldr	r0, [pc, #40]	@ (8002ed0 <process_command+0x670>)
 8002ea6:	f7fd fbeb 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8002eaa:	e2ad      	b.n	8003408 <process_command+0xba8>

	case SETGAIN_CMD:
		// Set gain index (1 digit: 0-3)
	{
		if (frame->params_len != PARAM_LEN_SETGAIN) {
 8002eac:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002eb0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d010      	beq.n	8002ee0 <process_command+0x680>
			error = WRLEN;
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002ec4:	e058      	b.n	8002f78 <process_command+0x718>
 8002ec6:	bf00      	nop
 8002ec8:	0800a9a8 	.word	0x0800a9a8
 8002ecc:	0800a954 	.word	0x0800a954
 8002ed0:	0800a9a0 	.word	0x0800a9a0
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	0800a9a4 	.word	0x0800a9a4
 8002edc:	0800a9bc 	.word	0x0800a9bc
		} else {
			char gain_char = frame->params[0];
 8002ee0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ee4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8002eee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
			if (gain_char >= '0' && gain_char <= '3') {
 8002ef2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ef6:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ef8:	d93b      	bls.n	8002f72 <process_command+0x712>
 8002efa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002efe:	2b33      	cmp	r3, #51	@ 0x33
 8002f00:	d837      	bhi.n	8002f72 <process_command+0x712>
				current_gain_index = gain_char - '0';
 8002f02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f06:	3b30      	subs	r3, #48	@ 0x30
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	4bb8      	ldr	r3, [pc, #736]	@ (80031ec <process_command+0x98c>)
 8002f0c:	701a      	strb	r2, [r3, #0]
				TCS34725_WriteReg(&hi2c1, TCS34725_CONTROL, current_gain_index);
 8002f0e:	4bb7      	ldr	r3, [pc, #732]	@ (80031ec <process_command+0x98c>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	210f      	movs	r1, #15
 8002f18:	48b5      	ldr	r0, [pc, #724]	@ (80031f0 <process_command+0x990>)
 8002f1a:	f000 fb71 	bl	8003600 <TCS34725_WriteReg>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002f1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f26:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8002f28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f2c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	7a9b      	ldrb	r3, [r3, #10]
 8002f34:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002f38:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002f3c:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002f40:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002f44:	2400      	movs	r4, #0
 8002f46:	9402      	str	r4, [sp, #8]
 8002f48:	4caa      	ldr	r4, [pc, #680]	@ (80031f4 <process_command+0x994>)
 8002f4a:	9401      	str	r4, [sp, #4]
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	4aa9      	ldr	r2, [pc, #676]	@ (80031f8 <process_command+0x998>)
 8002f52:	6809      	ldr	r1, [r1, #0]
 8002f54:	6800      	ldr	r0, [r0, #0]
 8002f56:	f7fe fff1 	bl	8001f3c <build_response_frame>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00b      	beq.n	8002f78 <process_command+0x718>
					UART_TX_FSend("%s", response_buffer);
 8002f60:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f64:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f68:	6819      	ldr	r1, [r3, #0]
 8002f6a:	48a4      	ldr	r0, [pc, #656]	@ (80031fc <process_command+0x99c>)
 8002f6c:	f7fd fb88 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8002f70:	e002      	b.n	8002f78 <process_command+0x718>
				}
			} else {
				error = WRCMD;
 8002f72:	2301      	movs	r3, #1
 8002f74:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			}
		}

		if (error) {
 8002f78:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 8245 	beq.w	800340c <process_command+0xbac>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002f82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f8a:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002f8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f90:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	7a9b      	ldrb	r3, [r3, #10]
 8002f98:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002f9c:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002fa0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fa4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002fa8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002fac:	9202      	str	r2, [sp, #8]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	9201      	str	r2, [sp, #4]
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4623      	mov	r3, r4
 8002fb6:	4a90      	ldr	r2, [pc, #576]	@ (80031f8 <process_command+0x998>)
 8002fb8:	6809      	ldr	r1, [r1, #0]
 8002fba:	6800      	ldr	r0, [r0, #0]
 8002fbc:	f7fe ffbe 	bl	8001f3c <build_response_frame>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8222 	beq.w	800340c <process_command+0xbac>
				UART_TX_FSend("%s", response_buffer);
 8002fc8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fcc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fd0:	6819      	ldr	r1, [r3, #0]
 8002fd2:	488a      	ldr	r0, [pc, #552]	@ (80031fc <process_command+0x99c>)
 8002fd4:	f7fd fb54 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002fd8:	e218      	b.n	800340c <process_command+0xbac>

	case GETGAIN_CMD:
		// Get current gain index
	{
		sprintf(data_buffer, "GAIN%01u", current_gain_index);
 8002fda:	4b84      	ldr	r3, [pc, #528]	@ (80031ec <process_command+0x98c>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	f107 0314 	add.w	r3, r7, #20
 8002fe6:	4986      	ldr	r1, [pc, #536]	@ (8003200 <process_command+0x9a0>)
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f006 ff8b 	bl	8009f04 <siprintf>
		TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 8002fee:	4b85      	ldr	r3, [pc, #532]	@ (8003204 <process_command+0x9a4>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b84      	ldr	r3, [pc, #528]	@ (8003208 <process_command+0x9a8>)
 8002ff8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	2101      	movs	r1, #1
 8003002:	487b      	ldr	r0, [pc, #492]	@ (80031f0 <process_command+0x990>)
 8003004:	f000 fafc 	bl	8003600 <TCS34725_WriteReg>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003008:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800300c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003010:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003012:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003016:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	7a9b      	ldrb	r3, [r3, #10]
 800301e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003022:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003026:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800302a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800302e:	2200      	movs	r2, #0
 8003030:	9202      	str	r2, [sp, #8]
 8003032:	f107 0214 	add.w	r2, r7, #20
 8003036:	9201      	str	r2, [sp, #4]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	4623      	mov	r3, r4
 800303c:	4a6e      	ldr	r2, [pc, #440]	@ (80031f8 <process_command+0x998>)
 800303e:	6809      	ldr	r1, [r1, #0]
 8003040:	6800      	ldr	r0, [r0, #0]
 8003042:	f7fe ff7b 	bl	8001f3c <build_response_frame>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	f000 81e1 	beq.w	8003410 <process_command+0xbb0>
			UART_TX_FSend("%s", response_buffer);
 800304e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003052:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003056:	6819      	ldr	r1, [r3, #0]
 8003058:	4868      	ldr	r0, [pc, #416]	@ (80031fc <process_command+0x99c>)
 800305a:	f7fd fb11 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 800305e:	e1d7      	b.n	8003410 <process_command+0xbb0>

	case SETTIME_CMD:
		// Set integration time index (1 digit: 0-5)
	{
		if (frame->params_len != PARAM_LEN_SETTIME) {
 8003060:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003064:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 800306e:	2b01      	cmp	r3, #1
 8003070:	d003      	beq.n	800307a <process_command+0x81a>
			error = WRLEN;
 8003072:	2302      	movs	r3, #2
 8003074:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8003078:	e043      	b.n	8003102 <process_command+0x8a2>
		} else {
			char time_char = frame->params[0];
 800307a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800307e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003088:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			if (time_char >= '0' && time_char <= '5') {
 800308c:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 8003090:	2b2f      	cmp	r3, #47	@ 0x2f
 8003092:	d933      	bls.n	80030fc <process_command+0x89c>
 8003094:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 8003098:	2b35      	cmp	r3, #53	@ 0x35
 800309a:	d82f      	bhi.n	80030fc <process_command+0x89c>
				current_time_index = time_char - '0';
 800309c:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 80030a0:	3b30      	subs	r3, #48	@ 0x30
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	4b57      	ldr	r3, [pc, #348]	@ (8003204 <process_command+0x9a4>)
 80030a6:	701a      	strb	r2, [r3, #0]
				// TODO: Apply integration time setting to TCS34725 sensor
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80030a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030b0:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 80030b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	7a9b      	ldrb	r3, [r3, #10]
 80030be:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80030c2:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80030c6:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80030ca:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80030ce:	2400      	movs	r4, #0
 80030d0:	9402      	str	r4, [sp, #8]
 80030d2:	4c48      	ldr	r4, [pc, #288]	@ (80031f4 <process_command+0x994>)
 80030d4:	9401      	str	r4, [sp, #4]
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	4613      	mov	r3, r2
 80030da:	4a47      	ldr	r2, [pc, #284]	@ (80031f8 <process_command+0x998>)
 80030dc:	6809      	ldr	r1, [r1, #0]
 80030de:	6800      	ldr	r0, [r0, #0]
 80030e0:	f7fe ff2c 	bl	8001f3c <build_response_frame>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00b      	beq.n	8003102 <process_command+0x8a2>
					UART_TX_FSend("%s", response_buffer);
 80030ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030ee:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030f2:	6819      	ldr	r1, [r3, #0]
 80030f4:	4841      	ldr	r0, [pc, #260]	@ (80031fc <process_command+0x99c>)
 80030f6:	f7fd fac3 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 80030fa:	e002      	b.n	8003102 <process_command+0x8a2>
				}
			} else {
				error = WRCMD;
 80030fc:	2301      	movs	r3, #1
 80030fe:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			}
		}

		if (error) {
 8003102:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003106:	2b00      	cmp	r3, #0
 8003108:	f000 8184 	beq.w	8003414 <process_command+0xbb4>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 800310c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003110:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003114:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003116:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800311a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	7a9b      	ldrb	r3, [r3, #10]
 8003122:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003126:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800312a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800312e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003132:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8003136:	9202      	str	r2, [sp, #8]
 8003138:	2200      	movs	r2, #0
 800313a:	9201      	str	r2, [sp, #4]
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	4623      	mov	r3, r4
 8003140:	4a2d      	ldr	r2, [pc, #180]	@ (80031f8 <process_command+0x998>)
 8003142:	6809      	ldr	r1, [r1, #0]
 8003144:	6800      	ldr	r0, [r0, #0]
 8003146:	f7fe fef9 	bl	8001f3c <build_response_frame>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8161 	beq.w	8003414 <process_command+0xbb4>
				UART_TX_FSend("%s", response_buffer);
 8003152:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003156:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800315a:	6819      	ldr	r1, [r3, #0]
 800315c:	4827      	ldr	r0, [pc, #156]	@ (80031fc <process_command+0x99c>)
 800315e:	f7fd fa8f 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003162:	e157      	b.n	8003414 <process_command+0xbb4>

	case GETTIME_CMD:
		// Get current integration time index
	{
		sprintf(data_buffer, "TIME%01u", current_time_index);
 8003164:	4b27      	ldr	r3, [pc, #156]	@ (8003204 <process_command+0x9a4>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	b2db      	uxtb	r3, r3
 800316a:	461a      	mov	r2, r3
 800316c:	f107 0314 	add.w	r3, r7, #20
 8003170:	4926      	ldr	r1, [pc, #152]	@ (800320c <process_command+0x9ac>)
 8003172:	4618      	mov	r0, r3
 8003174:	f006 fec6 	bl	8009f04 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003178:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800317c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003180:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003182:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003186:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	7a9b      	ldrb	r3, [r3, #10]
 800318e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003192:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003196:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800319a:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800319e:	2200      	movs	r2, #0
 80031a0:	9202      	str	r2, [sp, #8]
 80031a2:	f107 0214 	add.w	r2, r7, #20
 80031a6:	9201      	str	r2, [sp, #4]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	4623      	mov	r3, r4
 80031ac:	4a12      	ldr	r2, [pc, #72]	@ (80031f8 <process_command+0x998>)
 80031ae:	6809      	ldr	r1, [r1, #0]
 80031b0:	6800      	ldr	r0, [r0, #0]
 80031b2:	f7fe fec3 	bl	8001f3c <build_response_frame>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 812d 	beq.w	8003418 <process_command+0xbb8>
			UART_TX_FSend("%s", response_buffer);
 80031be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031c6:	6819      	ldr	r1, [r3, #0]
 80031c8:	480c      	ldr	r0, [pc, #48]	@ (80031fc <process_command+0x99c>)
 80031ca:	f7fd fa59 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 80031ce:	e123      	b.n	8003418 <process_command+0xbb8>

	case SETLED_CMD:
		// Set LED state (1 digit: '0' = OFF, '1' = ON)
	{
		if (frame->params_len != PARAM_LEN_SETLED) {
 80031d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d016      	beq.n	8003210 <process_command+0x9b0>
			error = WRLEN;
 80031e2:	2302      	movs	r3, #2
 80031e4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80031e8:	e066      	b.n	80032b8 <process_command+0xa58>
 80031ea:	bf00      	nop
 80031ec:	20000004 	.word	0x20000004
 80031f0:	2000231c 	.word	0x2000231c
 80031f4:	0800a9a4 	.word	0x0800a9a4
 80031f8:	0800a954 	.word	0x0800a954
 80031fc:	0800a9a0 	.word	0x0800a9a0
 8003200:	0800a9c8 	.word	0x0800a9c8
 8003204:	20000005 	.word	0x20000005
 8003208:	0800abe8 	.word	0x0800abe8
 800320c:	0800a9d4 	.word	0x0800a9d4
		} else {
			char led_char = frame->params[0];
 8003210:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003214:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800321e:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			if (led_char == '0' || led_char == '1') {
 8003222:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 8003226:	2b30      	cmp	r3, #48	@ 0x30
 8003228:	d003      	beq.n	8003232 <process_command+0x9d2>
 800322a:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 800322e:	2b31      	cmp	r3, #49	@ 0x31
 8003230:	d13f      	bne.n	80032b2 <process_command+0xa52>
				led_state = led_char - '0';
 8003232:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 8003236:	3b30      	subs	r3, #48	@ 0x30
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4b7d      	ldr	r3, [pc, #500]	@ (8003430 <process_command+0xbd0>)
 800323c:	701a      	strb	r2, [r3, #0]

				// Apply LED state to hardware (PC3 GPIO pin)
				if (led_state == 1) {
 800323e:	4b7c      	ldr	r3, [pc, #496]	@ (8003430 <process_command+0xbd0>)
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b01      	cmp	r3, #1
 8003246:	d105      	bne.n	8003254 <process_command+0x9f4>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003248:	2201      	movs	r2, #1
 800324a:	2108      	movs	r1, #8
 800324c:	4879      	ldr	r0, [pc, #484]	@ (8003434 <process_command+0xbd4>)
 800324e:	f001 fb3d 	bl	80048cc <HAL_GPIO_WritePin>
 8003252:	e004      	b.n	800325e <process_command+0x9fe>
				} else {
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003254:	2200      	movs	r2, #0
 8003256:	2108      	movs	r1, #8
 8003258:	4876      	ldr	r0, [pc, #472]	@ (8003434 <process_command+0xbd4>)
 800325a:	f001 fb37 	bl	80048cc <HAL_GPIO_WritePin>
				}

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 800325e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003262:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003266:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8003268:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800326c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	7a9b      	ldrb	r3, [r3, #10]
 8003274:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8003278:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800327c:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003280:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003284:	2400      	movs	r4, #0
 8003286:	9402      	str	r4, [sp, #8]
 8003288:	4c6b      	ldr	r4, [pc, #428]	@ (8003438 <process_command+0xbd8>)
 800328a:	9401      	str	r4, [sp, #4]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	4a6a      	ldr	r2, [pc, #424]	@ (800343c <process_command+0xbdc>)
 8003292:	6809      	ldr	r1, [r1, #0]
 8003294:	6800      	ldr	r0, [r0, #0]
 8003296:	f7fe fe51 	bl	8001f3c <build_response_frame>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00b      	beq.n	80032b8 <process_command+0xa58>
					UART_TX_FSend("%s", response_buffer);
 80032a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032a4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032a8:	6819      	ldr	r1, [r3, #0]
 80032aa:	4865      	ldr	r0, [pc, #404]	@ (8003440 <process_command+0xbe0>)
 80032ac:	f7fd f9e8 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 80032b0:	e002      	b.n	80032b8 <process_command+0xa58>
				}
			} else {
				error = WRCMD;
 80032b2:	2301      	movs	r3, #1
 80032b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
			}
		}

		if (error) {
 80032b8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80ad 	beq.w	800341c <process_command+0xbbc>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80032c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032c6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032ca:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80032cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	7a9b      	ldrb	r3, [r3, #10]
 80032d8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80032dc:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80032e0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80032e4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80032e8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80032ec:	9202      	str	r2, [sp, #8]
 80032ee:	2200      	movs	r2, #0
 80032f0:	9201      	str	r2, [sp, #4]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	4623      	mov	r3, r4
 80032f6:	4a51      	ldr	r2, [pc, #324]	@ (800343c <process_command+0xbdc>)
 80032f8:	6809      	ldr	r1, [r1, #0]
 80032fa:	6800      	ldr	r0, [r0, #0]
 80032fc:	f7fe fe1e 	bl	8001f3c <build_response_frame>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 808a 	beq.w	800341c <process_command+0xbbc>
				UART_TX_FSend("%s", response_buffer);
 8003308:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800330c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003310:	6819      	ldr	r1, [r3, #0]
 8003312:	484b      	ldr	r0, [pc, #300]	@ (8003440 <process_command+0xbe0>)
 8003314:	f7fd f9b4 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003318:	e080      	b.n	800341c <process_command+0xbbc>

	case GETLED_CMD:
		// Get current LED state
	{
		// Read actual LED state from hardware (PC3)
		GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 800331a:	2108      	movs	r1, #8
 800331c:	4845      	ldr	r0, [pc, #276]	@ (8003434 <process_command+0xbd4>)
 800331e:	f001 fabd 	bl	800489c <HAL_GPIO_ReadPin>
 8003322:	4603      	mov	r3, r0
 8003324:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 8003328:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800332c:	2b01      	cmp	r3, #1
 800332e:	bf0c      	ite	eq
 8003330:	2301      	moveq	r3, #1
 8003332:	2300      	movne	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

		sprintf(data_buffer, "LED%01u", actual_led_state);
 800333a:	f897 211a 	ldrb.w	r2, [r7, #282]	@ 0x11a
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	4940      	ldr	r1, [pc, #256]	@ (8003444 <process_command+0xbe4>)
 8003344:	4618      	mov	r0, r3
 8003346:	f006 fddd 	bl	8009f04 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 800334a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800334e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003352:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003354:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003358:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	7a9b      	ldrb	r3, [r3, #10]
 8003360:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003364:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003368:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800336c:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003370:	2200      	movs	r2, #0
 8003372:	9202      	str	r2, [sp, #8]
 8003374:	f107 0214 	add.w	r2, r7, #20
 8003378:	9201      	str	r2, [sp, #4]
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	4623      	mov	r3, r4
 800337e:	4a2f      	ldr	r2, [pc, #188]	@ (800343c <process_command+0xbdc>)
 8003380:	6809      	ldr	r1, [r1, #0]
 8003382:	6800      	ldr	r0, [r0, #0]
 8003384:	f7fe fdda 	bl	8001f3c <build_response_frame>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d048      	beq.n	8003420 <process_command+0xbc0>
			UART_TX_FSend("%s", response_buffer);
 800338e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003392:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003396:	6819      	ldr	r1, [r3, #0]
 8003398:	4829      	ldr	r0, [pc, #164]	@ (8003440 <process_command+0xbe0>)
 800339a:	f7fd f971 	bl	8000680 <UART_TX_FSend>
		}
	}
	break;
 800339e:	e03f      	b.n	8003420 <process_command+0xbc0>

	default:
		// Unknown command
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, NULL, WRCMD)) {
 80033a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033a8:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	7a9b      	ldrb	r3, [r3, #10]
 80033b6:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80033ba:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80033be:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80033c2:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80033c6:	2401      	movs	r4, #1
 80033c8:	9402      	str	r4, [sp, #8]
 80033ca:	2400      	movs	r4, #0
 80033cc:	9401      	str	r4, [sp, #4]
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	4613      	mov	r3, r2
 80033d2:	4a1a      	ldr	r2, [pc, #104]	@ (800343c <process_command+0xbdc>)
 80033d4:	6809      	ldr	r1, [r1, #0]
 80033d6:	6800      	ldr	r0, [r0, #0]
 80033d8:	f7fe fdb0 	bl	8001f3c <build_response_frame>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d020      	beq.n	8003424 <process_command+0xbc4>
			UART_TX_FSend("%s", response_buffer);
 80033e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80033ea:	6819      	ldr	r1, [r3, #0]
 80033ec:	4814      	ldr	r0, [pc, #80]	@ (8003440 <process_command+0xbe0>)
 80033ee:	f7fd f947 	bl	8000680 <UART_TX_FSend>
		}
		break;
 80033f2:	e017      	b.n	8003424 <process_command+0xbc4>
		break;
 80033f4:	bf00      	nop
 80033f6:	e016      	b.n	8003426 <process_command+0xbc6>
		break;
 80033f8:	bf00      	nop
 80033fa:	e014      	b.n	8003426 <process_command+0xbc6>
		break;
 80033fc:	bf00      	nop
 80033fe:	e012      	b.n	8003426 <process_command+0xbc6>
		break;
 8003400:	bf00      	nop
 8003402:	e010      	b.n	8003426 <process_command+0xbc6>
		break;
 8003404:	bf00      	nop
 8003406:	e00e      	b.n	8003426 <process_command+0xbc6>
		break;
 8003408:	bf00      	nop
 800340a:	e00c      	b.n	8003426 <process_command+0xbc6>
		break;
 800340c:	bf00      	nop
 800340e:	e00a      	b.n	8003426 <process_command+0xbc6>
		break;
 8003410:	bf00      	nop
 8003412:	e008      	b.n	8003426 <process_command+0xbc6>
		break;
 8003414:	bf00      	nop
 8003416:	e006      	b.n	8003426 <process_command+0xbc6>
		break;
 8003418:	bf00      	nop
 800341a:	e004      	b.n	8003426 <process_command+0xbc6>
		break;
 800341c:	bf00      	nop
 800341e:	e002      	b.n	8003426 <process_command+0xbc6>
	break;
 8003420:	bf00      	nop
 8003422:	e000      	b.n	8003426 <process_command+0xbc6>
		break;
 8003424:	bf00      	nop
	}
}
 8003426:	bf00      	nop
 8003428:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800342c:	46bd      	mov	sp, r7
 800342e:	bd90      	pop	{r4, r7, pc}
 8003430:	20002434 	.word	0x20002434
 8003434:	40020800 	.word	0x40020800
 8003438:	0800a9a4 	.word	0x0800a9a4
 800343c:	0800a954 	.word	0x0800a954
 8003440:	0800a9a0 	.word	0x0800a9a0
 8003444:	0800a9e0 	.word	0x0800a9e0

08003448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344e:	2300      	movs	r3, #0
 8003450:	607b      	str	r3, [r7, #4]
 8003452:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <HAL_MspInit+0x4c>)
 8003454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003456:	4a0f      	ldr	r2, [pc, #60]	@ (8003494 <HAL_MspInit+0x4c>)
 8003458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800345c:	6453      	str	r3, [r2, #68]	@ 0x44
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <HAL_MspInit+0x4c>)
 8003460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	603b      	str	r3, [r7, #0]
 800346e:	4b09      	ldr	r3, [pc, #36]	@ (8003494 <HAL_MspInit+0x4c>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	4a08      	ldr	r2, [pc, #32]	@ (8003494 <HAL_MspInit+0x4c>)
 8003474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003478:	6413      	str	r3, [r2, #64]	@ 0x40
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_MspInit+0x4c>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003482:	603b      	str	r3, [r7, #0]
 8003484:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003486:	2007      	movs	r0, #7
 8003488:	f000 fc16 	bl	8003cb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40023800 	.word	0x40023800

08003498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800349c:	bf00      	nop
 800349e:	e7fd      	b.n	800349c <NMI_Handler+0x4>

080034a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a4:	bf00      	nop
 80034a6:	e7fd      	b.n	80034a4 <HardFault_Handler+0x4>

080034a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034ac:	bf00      	nop
 80034ae:	e7fd      	b.n	80034ac <MemManage_Handler+0x4>

080034b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b4:	bf00      	nop
 80034b6:	e7fd      	b.n	80034b4 <BusFault_Handler+0x4>

080034b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034bc:	bf00      	nop
 80034be:	e7fd      	b.n	80034bc <UsageFault_Handler+0x4>

080034c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034c4:	bf00      	nop
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034ce:	b480      	push	{r7}
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034d2:	bf00      	nop
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034ee:	f000 facf 	bl	8003a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034f2:	bf00      	nop
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80034fc:	4802      	ldr	r0, [pc, #8]	@ (8003508 <DMA1_Stream0_IRQHandler+0x10>)
 80034fe:	f000 fdb5 	bl	800406c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20002370 	.word	0x20002370

0800350c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003510:	4802      	ldr	r0, [pc, #8]	@ (800351c <DMA1_Stream6_IRQHandler+0x10>)
 8003512:	f000 fdab 	bl	800406c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	200023d0 	.word	0x200023d0

08003520 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003524:	4802      	ldr	r0, [pc, #8]	@ (8003530 <I2C1_EV_IRQHandler+0x10>)
 8003526:	f002 f805 	bl	8005534 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800352a:	bf00      	nop
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	2000231c 	.word	0x2000231c

08003534 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003538:	4802      	ldr	r0, [pc, #8]	@ (8003544 <I2C1_ER_IRQHandler+0x10>)
 800353a:	f002 f96c 	bl	8005816 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	2000231c 	.word	0x2000231c

08003548 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800354c:	4802      	ldr	r0, [pc, #8]	@ (8003558 <USART2_IRQHandler+0x10>)
 800354e:	f005 fd9b 	bl	8009088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	200025b8 	.word	0x200025b8

0800355c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003560:	4802      	ldr	r0, [pc, #8]	@ (800356c <TIM3_IRQHandler+0x10>)
 8003562:	f005 f936 	bl	80087d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20002570 	.word	0x20002570

08003570 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003578:	4a14      	ldr	r2, [pc, #80]	@ (80035cc <_sbrk+0x5c>)
 800357a:	4b15      	ldr	r3, [pc, #84]	@ (80035d0 <_sbrk+0x60>)
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003584:	4b13      	ldr	r3, [pc, #76]	@ (80035d4 <_sbrk+0x64>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800358c:	4b11      	ldr	r3, [pc, #68]	@ (80035d4 <_sbrk+0x64>)
 800358e:	4a12      	ldr	r2, [pc, #72]	@ (80035d8 <_sbrk+0x68>)
 8003590:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <_sbrk+0x64>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4413      	add	r3, r2
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	429a      	cmp	r2, r3
 800359e:	d207      	bcs.n	80035b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035a0:	f006 fd0e 	bl	8009fc0 <__errno>
 80035a4:	4603      	mov	r3, r0
 80035a6:	220c      	movs	r2, #12
 80035a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035ae:	e009      	b.n	80035c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035b0:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <_sbrk+0x64>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035b6:	4b07      	ldr	r3, [pc, #28]	@ (80035d4 <_sbrk+0x64>)
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4413      	add	r3, r2
 80035be:	4a05      	ldr	r2, [pc, #20]	@ (80035d4 <_sbrk+0x64>)
 80035c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035c2:	68fb      	ldr	r3, [r7, #12]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20020000 	.word	0x20020000
 80035d0:	00000400 	.word	0x00000400
 80035d4:	20002560 	.word	0x20002560
 80035d8:	20002750 	.word	0x20002750

080035dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035e0:	4b06      	ldr	r3, [pc, #24]	@ (80035fc <SystemInit+0x20>)
 80035e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e6:	4a05      	ldr	r2, [pc, #20]	@ (80035fc <SystemInit+0x20>)
 80035e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035f0:	bf00      	nop
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <TCS34725_WriteReg>:
// DMA buffer for sensor data (8 bytes: C, R, G, B - 16-bit each, little endian)
uint8_t dma_buffer[8];

// Funkcja pomocnicza do zapisu rejestru
// Zawsze dodajemy TCS34725_COMMAND_BIT do adresu rejestru
void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af02      	add	r7, sp, #8
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	70fb      	strb	r3, [r7, #3]
 800360c:	4613      	mov	r3, r2
 800360e:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 8003610:	78fb      	ldrb	r3, [r7, #3]
 8003612:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003616:	b2db      	uxtb	r3, r3
 8003618:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 800361a:	78bb      	ldrb	r3, [r7, #2]
 800361c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, data, 2, 10);
 800361e:	f107 020c 	add.w	r2, r7, #12
 8003622:	230a      	movs	r3, #10
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2302      	movs	r3, #2
 8003628:	2152      	movs	r1, #82	@ 0x52
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f001 fac2 	bl	8004bb4 <HAL_I2C_Master_Transmit>
}
 8003630:	bf00      	nop
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <TCS34725_ReadReg8>:

// Funkcja pomocnicza do odczytu rejestru (8-bit)
static uint8_t TCS34725_ReadReg8(I2C_HandleTypeDef *hi2c, uint8_t reg) {
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af02      	add	r7, sp, #8
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800364a:	b2db      	uxtb	r3, r3
 800364c:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 8003652:	f107 020f 	add.w	r2, r7, #15
 8003656:	230a      	movs	r3, #10
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	2301      	movs	r3, #1
 800365c:	2152      	movs	r1, #82	@ 0x52
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f001 faa8 	bl	8004bb4 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, &data, 1, 10);
 8003664:	f107 020e 	add.w	r2, r7, #14
 8003668:	230a      	movs	r3, #10
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2301      	movs	r3, #1
 800366e:	2152      	movs	r1, #82	@ 0x52
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f001 fb9d 	bl	8004db0 <HAL_I2C_Master_Receive>

    return data;
 8003676:	7bbb      	ldrb	r3, [r7, #14]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <TCS34725_Init>:

/**
 * @brief Inicjalizacja czujnika
 * @return 1 jeśli OK (znaleziono ID 0x44), 0 jeśli błąd
 */
uint8_t TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
    // 1. Sprawdź ID układu [cite: 813]
    // Oczekiwana wartość dla TCS34725 to 0x44 (dla TCS34727 byłoby 0x4D)
    uint8_t id = TCS34725_ReadReg8(hi2c, TCS34725_ID);
 8003688:	2112      	movs	r1, #18
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7ff ffd4 	bl	8003638 <TCS34725_ReadReg8>
 8003690:	4603      	mov	r3, r0
 8003692:	73fb      	strb	r3, [r7, #15]
    if (id != 0x44) {
 8003694:	7bfb      	ldrb	r3, [r7, #15]
 8003696:	2b44      	cmp	r3, #68	@ 0x44
 8003698:	d001      	beq.n	800369e <TCS34725_Init+0x1e>
        return 0; // Błąd: Nie wykryto czujnika lub zły model
 800369a:	2300      	movs	r3, #0
 800369c:	e01a      	b.n	80036d4 <TCS34725_Init+0x54>
    }

    // 2. Konfiguracja czasu integracji (np. 154ms) [cite: 720]
    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TCS34725_INTEGRATIONTIME_154MS);
 800369e:	22c0      	movs	r2, #192	@ 0xc0
 80036a0:	2101      	movs	r1, #1
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff ffac 	bl	8003600 <TCS34725_WriteReg>

    // 3. Konfiguracja wzmocnienia (np. 4x) [cite: 794]
    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, TCS34725_GAIN_4X);
 80036a8:	2201      	movs	r2, #1
 80036aa:	210f      	movs	r1, #15
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ffa7 	bl	8003600 <TCS34725_WriteReg>

    // 4. Włączenie zasilania (PON) [cite: 705]
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 80036b2:	2201      	movs	r2, #1
 80036b4:	2100      	movs	r1, #0
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff ffa2 	bl	8003600 <TCS34725_WriteReg>
    HAL_Delay(3); // Wymagane > 2.4ms opóźnienia po PON [cite: 708]
 80036bc:	2003      	movs	r0, #3
 80036be:	f000 fa07 	bl	8003ad0 <HAL_Delay>

    // 5. Włączenie przetwornika ADC (AEN) [cite: 705]
    // Utrzymujemy PON i dodajemy AEN
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 80036c2:	2203      	movs	r2, #3
 80036c4:	2100      	movs	r1, #0
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f7ff ff9a 	bl	8003600 <TCS34725_WriteReg>

    // Opcjonalnie: Poczekaj na pierwszy pomiar (czas integracji)
    HAL_Delay(154);
 80036cc:	209a      	movs	r0, #154	@ 0x9a
 80036ce:	f000 f9ff 	bl	8003ad0 <HAL_Delay>

    return 1; // Sukces
 80036d2:	2301      	movs	r3, #1
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <TCS34725_Start_DMA_Read>:
/**
 * @brief Start DMA read of sensor data
 * @param hi2c I2C handle
 * @note Non-blocking function with state machine protection
 */
void TCS34725_Start_DMA_Read(I2C_HandleTypeDef *hi2c) {
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	6078      	str	r0, [r7, #4]
    // Check if sensor is ready for new DMA operation
    if (sensor_state == TCS_STATE_READY) {
 80036e4:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <TCS34725_Start_DMA_Read+0x4c>)
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d117      	bne.n	800371e <TCS34725_Start_DMA_Read+0x42>
        // Set state to busy to prevent concurrent operations
        sensor_state = TCS_STATE_BUSY;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003728 <TCS34725_Start_DMA_Read+0x4c>)
 80036f0:	2201      	movs	r2, #1
 80036f2:	701a      	strb	r2, [r3, #0]

        // Start DMA read: 8 bytes from CDATAL register with auto-increment
        // Register address: COMMAND_BIT (0x80) | AUTO_INCREMENT (0x20) | CDATAL (0x14)
        uint8_t reg_addr = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 80036f4:	23b4      	movs	r3, #180	@ 0xb4
 80036f6:	73fb      	strb	r3, [r7, #15]

        HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(hi2c,
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	2308      	movs	r3, #8
 80036fe:	9301      	str	r3, [sp, #4]
 8003700:	4b0a      	ldr	r3, [pc, #40]	@ (800372c <TCS34725_Start_DMA_Read+0x50>)
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	2301      	movs	r3, #1
 8003706:	2152      	movs	r1, #82	@ 0x52
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f001 fd83 	bl	8005214 <HAL_I2C_Mem_Read_DMA>
 800370e:	4603      	mov	r3, r0
 8003710:	73bb      	strb	r3, [r7, #14]
                                                       reg_addr,
                                                       I2C_MEMADD_SIZE_8BIT,
                                                       dma_buffer,
                                                       8);

        if (status != HAL_OK) {
 8003712:	7bbb      	ldrb	r3, [r7, #14]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d002      	beq.n	800371e <TCS34725_Start_DMA_Read+0x42>
            sensor_state = TCS_STATE_READY;
 8003718:	4b03      	ldr	r3, [pc, #12]	@ (8003728 <TCS34725_Start_DMA_Read+0x4c>)
 800371a:	2200      	movs	r2, #0
 800371c:	701a      	strb	r2, [r3, #0]
        }
    }
    
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20002564 	.word	0x20002564
 800372c:	20002568 	.word	0x20002568

08003730 <HAL_I2C_MemRxCpltCallback>:
/**
 * @brief DMA completion callback for I2C memory read
 * @param hi2c I2C handle
 * @note Called automatically when DMA transfer completes
 */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
    // Check if this callback is for our sensor (STM32F446RE I2C1)
    if (hi2c->Instance == hi2c1.Instance) {
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ac <HAL_I2C_MemRxCpltCallback+0x7c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d12f      	bne.n	80037a4 <HAL_I2C_MemRxCpltCallback+0x74>
        // Parse DMA buffer into sensor data structure
        TCS34725_Data_t sensor_data;

        // Little Endian: LSB first, then MSB
        sensor_data.c = (uint16_t)(dma_buffer[1] << 8) | dma_buffer[0];  // CDATAL, CDATAH
 8003744:	4b1a      	ldr	r3, [pc, #104]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003746:	785b      	ldrb	r3, [r3, #1]
 8003748:	021b      	lsls	r3, r3, #8
 800374a:	b29b      	uxth	r3, r3
 800374c:	4a18      	ldr	r2, [pc, #96]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 800374e:	7812      	ldrb	r2, [r2, #0]
 8003750:	4313      	orrs	r3, r2
 8003752:	b29b      	uxth	r3, r3
 8003754:	813b      	strh	r3, [r7, #8]
        sensor_data.r = (uint16_t)(dma_buffer[3] << 8) | dma_buffer[2];  // RDATAL, RDATAH
 8003756:	4b16      	ldr	r3, [pc, #88]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003758:	78db      	ldrb	r3, [r3, #3]
 800375a:	021b      	lsls	r3, r3, #8
 800375c:	b29b      	uxth	r3, r3
 800375e:	4a14      	ldr	r2, [pc, #80]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003760:	7892      	ldrb	r2, [r2, #2]
 8003762:	4313      	orrs	r3, r2
 8003764:	b29b      	uxth	r3, r3
 8003766:	817b      	strh	r3, [r7, #10]
        sensor_data.g = (uint16_t)(dma_buffer[5] << 8) | dma_buffer[4];  // GDATAL, GDATAH
 8003768:	4b11      	ldr	r3, [pc, #68]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 800376a:	795b      	ldrb	r3, [r3, #5]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	b29b      	uxth	r3, r3
 8003770:	4a0f      	ldr	r2, [pc, #60]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003772:	7912      	ldrb	r2, [r2, #4]
 8003774:	4313      	orrs	r3, r2
 8003776:	b29b      	uxth	r3, r3
 8003778:	81bb      	strh	r3, [r7, #12]
        sensor_data.b = (uint16_t)(dma_buffer[7] << 8) | dma_buffer[6];  // BDATAL, BDATAH
 800377a:	4b0d      	ldr	r3, [pc, #52]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 800377c:	79db      	ldrb	r3, [r3, #7]
 800377e:	021b      	lsls	r3, r3, #8
 8003780:	b29b      	uxth	r3, r3
 8003782:	4a0b      	ldr	r2, [pc, #44]	@ (80037b0 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003784:	7992      	ldrb	r2, [r2, #6]
 8003786:	4313      	orrs	r3, r2
 8003788:	b29b      	uxth	r3, r3
 800378a:	81fb      	strh	r3, [r7, #14]

        // Add data to circular buffer with current timestamp
        ColorBuffer_Put(&sensor_data, HAL_GetTick());
 800378c:	f000 f994 	bl	8003ab8 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	f107 0308 	add.w	r3, r7, #8
 8003796:	4611      	mov	r1, r2
 8003798:	4618      	mov	r0, r3
 800379a:	f7fc ffef 	bl	800077c <ColorBuffer_Put>
        // Reset state to ready for next operation
        sensor_state = TCS_STATE_READY;
 800379e:	4b05      	ldr	r3, [pc, #20]	@ (80037b4 <HAL_I2C_MemRxCpltCallback+0x84>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
    }
}
 80037a4:	bf00      	nop
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	2000231c 	.word	0x2000231c
 80037b0:	20002568 	.word	0x20002568
 80037b4:	20002564 	.word	0x20002564

080037b8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037be:	f107 0308 	add.w	r3, r7, #8
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	605a      	str	r2, [r3, #4]
 80037c8:	609a      	str	r2, [r3, #8]
 80037ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037cc:	463b      	mov	r3, r7
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037d4:	4b1d      	ldr	r3, [pc, #116]	@ (800384c <MX_TIM3_Init+0x94>)
 80037d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003850 <MX_TIM3_Init+0x98>)
 80037d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80037da:	4b1c      	ldr	r3, [pc, #112]	@ (800384c <MX_TIM3_Init+0x94>)
 80037dc:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80037e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e2:	4b1a      	ldr	r3, [pc, #104]	@ (800384c <MX_TIM3_Init+0x94>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80037e8:	4b18      	ldr	r3, [pc, #96]	@ (800384c <MX_TIM3_Init+0x94>)
 80037ea:	2209      	movs	r2, #9
 80037ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ee:	4b17      	ldr	r3, [pc, #92]	@ (800384c <MX_TIM3_Init+0x94>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f4:	4b15      	ldr	r3, [pc, #84]	@ (800384c <MX_TIM3_Init+0x94>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037fa:	4814      	ldr	r0, [pc, #80]	@ (800384c <MX_TIM3_Init+0x94>)
 80037fc:	f004 fefa 	bl	80085f4 <HAL_TIM_Base_Init>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003806:	f7fd fb59 	bl	8000ebc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800380a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800380e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003810:	f107 0308 	add.w	r3, r7, #8
 8003814:	4619      	mov	r1, r3
 8003816:	480d      	ldr	r0, [pc, #52]	@ (800384c <MX_TIM3_Init+0x94>)
 8003818:	f005 f8cb 	bl	80089b2 <HAL_TIM_ConfigClockSource>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003822:	f7fd fb4b 	bl	8000ebc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003826:	2300      	movs	r3, #0
 8003828:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800382a:	2300      	movs	r3, #0
 800382c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800382e:	463b      	mov	r3, r7
 8003830:	4619      	mov	r1, r3
 8003832:	4806      	ldr	r0, [pc, #24]	@ (800384c <MX_TIM3_Init+0x94>)
 8003834:	f005 faec 	bl	8008e10 <HAL_TIMEx_MasterConfigSynchronization>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800383e:	f7fd fb3d 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003842:	bf00      	nop
 8003844:	3718      	adds	r7, #24
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20002570 	.word	0x20002570
 8003850:	40000400 	.word	0x40000400

08003854 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a0e      	ldr	r2, [pc, #56]	@ (800389c <HAL_TIM_Base_MspInit+0x48>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d115      	bne.n	8003892 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003866:	2300      	movs	r3, #0
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	4b0d      	ldr	r3, [pc, #52]	@ (80038a0 <HAL_TIM_Base_MspInit+0x4c>)
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	4a0c      	ldr	r2, [pc, #48]	@ (80038a0 <HAL_TIM_Base_MspInit+0x4c>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	6413      	str	r3, [r2, #64]	@ 0x40
 8003876:	4b0a      	ldr	r3, [pc, #40]	@ (80038a0 <HAL_TIM_Base_MspInit+0x4c>)
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003882:	2200      	movs	r2, #0
 8003884:	2100      	movs	r1, #0
 8003886:	201d      	movs	r0, #29
 8003888:	f000 fa21 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800388c:	201d      	movs	r0, #29
 800388e:	f000 fa3a 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003892:	bf00      	nop
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40000400 	.word	0x40000400
 80038a0:	40023800 	.word	0x40023800

080038a4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80038a8:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038aa:	4a12      	ldr	r2, [pc, #72]	@ (80038f4 <MX_USART2_UART_Init+0x50>)
 80038ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80038ae:	4b10      	ldr	r3, [pc, #64]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80038b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80038b6:	4b0e      	ldr	r3, [pc, #56]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80038bc:	4b0c      	ldr	r3, [pc, #48]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038be:	2200      	movs	r2, #0
 80038c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80038c2:	4b0b      	ldr	r3, [pc, #44]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80038c8:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038ca:	220c      	movs	r2, #12
 80038cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038ce:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80038d4:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80038da:	4805      	ldr	r0, [pc, #20]	@ (80038f0 <MX_USART2_UART_Init+0x4c>)
 80038dc:	f005 fb28 	bl	8008f30 <HAL_UART_Init>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80038e6:	f7fd fae9 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80038ea:	bf00      	nop
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	200025b8 	.word	0x200025b8
 80038f4:	40004400 	.word	0x40004400

080038f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08a      	sub	sp, #40	@ 0x28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003900:	f107 0314 	add.w	r3, r7, #20
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	609a      	str	r2, [r3, #8]
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a1d      	ldr	r2, [pc, #116]	@ (800398c <HAL_UART_MspInit+0x94>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d133      	bne.n	8003982 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800391a:	2300      	movs	r3, #0
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	4b1c      	ldr	r3, [pc, #112]	@ (8003990 <HAL_UART_MspInit+0x98>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	4a1b      	ldr	r2, [pc, #108]	@ (8003990 <HAL_UART_MspInit+0x98>)
 8003924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003928:	6413      	str	r3, [r2, #64]	@ 0x40
 800392a:	4b19      	ldr	r3, [pc, #100]	@ (8003990 <HAL_UART_MspInit+0x98>)
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <HAL_UART_MspInit+0x98>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393e:	4a14      	ldr	r2, [pc, #80]	@ (8003990 <HAL_UART_MspInit+0x98>)
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	6313      	str	r3, [r2, #48]	@ 0x30
 8003946:	4b12      	ldr	r3, [pc, #72]	@ (8003990 <HAL_UART_MspInit+0x98>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003952:	230c      	movs	r3, #12
 8003954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395e:	2303      	movs	r3, #3
 8003960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003962:	2307      	movs	r3, #7
 8003964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	f107 0314 	add.w	r3, r7, #20
 800396a:	4619      	mov	r1, r3
 800396c:	4809      	ldr	r0, [pc, #36]	@ (8003994 <HAL_UART_MspInit+0x9c>)
 800396e:	f000 fe01 	bl	8004574 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003972:	2200      	movs	r2, #0
 8003974:	2100      	movs	r1, #0
 8003976:	2026      	movs	r0, #38	@ 0x26
 8003978:	f000 f9a9 	bl	8003cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800397c:	2026      	movs	r0, #38	@ 0x26
 800397e:	f000 f9c2 	bl	8003d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003982:	bf00      	nop
 8003984:	3728      	adds	r7, #40	@ 0x28
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40004400 	.word	0x40004400
 8003990:	40023800 	.word	0x40023800
 8003994:	40020000 	.word	0x40020000

08003998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003998:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80039d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800399c:	f7ff fe1e 	bl	80035dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80039a0:	480c      	ldr	r0, [pc, #48]	@ (80039d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80039a2:	490d      	ldr	r1, [pc, #52]	@ (80039d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80039a4:	4a0d      	ldr	r2, [pc, #52]	@ (80039dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80039a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039a8:	e002      	b.n	80039b0 <LoopCopyDataInit>

080039aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039ae:	3304      	adds	r3, #4

080039b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039b4:	d3f9      	bcc.n	80039aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039b6:	4a0a      	ldr	r2, [pc, #40]	@ (80039e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80039b8:	4c0a      	ldr	r4, [pc, #40]	@ (80039e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80039ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039bc:	e001      	b.n	80039c2 <LoopFillZerobss>

080039be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039c0:	3204      	adds	r2, #4

080039c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039c4:	d3fb      	bcc.n	80039be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80039c6:	f006 fb01 	bl	8009fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80039ca:	f7fd f9bd 	bl	8000d48 <main>
  bx  lr    
 80039ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80039d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80039d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039d8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80039dc:	0800ac58 	.word	0x0800ac58
  ldr r2, =_sbss
 80039e0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80039e4:	2000274c 	.word	0x2000274c

080039e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80039e8:	e7fe      	b.n	80039e8 <ADC_IRQHandler>
	...

080039ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039f0:	4b0e      	ldr	r3, [pc, #56]	@ (8003a2c <HAL_Init+0x40>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a0d      	ldr	r2, [pc, #52]	@ (8003a2c <HAL_Init+0x40>)
 80039f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039fc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <HAL_Init+0x40>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a0a      	ldr	r2, [pc, #40]	@ (8003a2c <HAL_Init+0x40>)
 8003a02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <HAL_Init+0x40>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a07      	ldr	r2, [pc, #28]	@ (8003a2c <HAL_Init+0x40>)
 8003a0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a14:	2003      	movs	r0, #3
 8003a16:	f000 f94f 	bl	8003cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f000 f808 	bl	8003a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a20:	f7ff fd12 	bl	8003448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40023c00 	.word	0x40023c00

08003a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a38:	4b12      	ldr	r3, [pc, #72]	@ (8003a84 <HAL_InitTick+0x54>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <HAL_InitTick+0x58>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	4619      	mov	r1, r3
 8003a42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 f967 	bl	8003d22 <HAL_SYSTICK_Config>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e00e      	b.n	8003a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b0f      	cmp	r3, #15
 8003a62:	d80a      	bhi.n	8003a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a64:	2200      	movs	r2, #0
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a6c:	f000 f92f 	bl	8003cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a70:	4a06      	ldr	r2, [pc, #24]	@ (8003a8c <HAL_InitTick+0x5c>)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e000      	b.n	8003a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000008 	.word	0x20000008
 8003a88:	20000010 	.word	0x20000010
 8003a8c:	2000000c 	.word	0x2000000c

08003a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <HAL_IncTick+0x20>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <HAL_IncTick+0x24>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	4a04      	ldr	r2, [pc, #16]	@ (8003ab4 <HAL_IncTick+0x24>)
 8003aa2:	6013      	str	r3, [r2, #0]
}
 8003aa4:	bf00      	nop
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	20000010 	.word	0x20000010
 8003ab4:	20002600 	.word	0x20002600

08003ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  return uwTick;
 8003abc:	4b03      	ldr	r3, [pc, #12]	@ (8003acc <HAL_GetTick+0x14>)
 8003abe:	681b      	ldr	r3, [r3, #0]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	20002600 	.word	0x20002600

08003ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ad8:	f7ff ffee 	bl	8003ab8 <HAL_GetTick>
 8003adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ae8:	d005      	beq.n	8003af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <HAL_Delay+0x44>)
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4413      	add	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003af6:	bf00      	nop
 8003af8:	f7ff ffde 	bl	8003ab8 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d8f7      	bhi.n	8003af8 <HAL_Delay+0x28>
  {
  }
}
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000010 	.word	0x20000010

08003b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b28:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <__NVIC_SetPriorityGrouping+0x44>)
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b34:	4013      	ands	r3, r2
 8003b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b4a:	4a04      	ldr	r2, [pc, #16]	@ (8003b5c <__NVIC_SetPriorityGrouping+0x44>)
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	60d3      	str	r3, [r2, #12]
}
 8003b50:	bf00      	nop
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	e000ed00 	.word	0xe000ed00

08003b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b64:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <__NVIC_GetPriorityGrouping+0x18>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	f003 0307 	and.w	r3, r3, #7
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	e000ed00 	.word	0xe000ed00

08003b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	db0b      	blt.n	8003ba6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	f003 021f 	and.w	r2, r3, #31
 8003b94:	4907      	ldr	r1, [pc, #28]	@ (8003bb4 <__NVIC_EnableIRQ+0x38>)
 8003b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	e000e100 	.word	0xe000e100

08003bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	6039      	str	r1, [r7, #0]
 8003bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	db0a      	blt.n	8003be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	490c      	ldr	r1, [pc, #48]	@ (8003c04 <__NVIC_SetPriority+0x4c>)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	0112      	lsls	r2, r2, #4
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	440b      	add	r3, r1
 8003bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003be0:	e00a      	b.n	8003bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	4908      	ldr	r1, [pc, #32]	@ (8003c08 <__NVIC_SetPriority+0x50>)
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	3b04      	subs	r3, #4
 8003bf0:	0112      	lsls	r2, r2, #4
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	761a      	strb	r2, [r3, #24]
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	e000e100 	.word	0xe000e100
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b089      	sub	sp, #36	@ 0x24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f1c3 0307 	rsb	r3, r3, #7
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	bf28      	it	cs
 8003c2a:	2304      	movcs	r3, #4
 8003c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	3304      	adds	r3, #4
 8003c32:	2b06      	cmp	r3, #6
 8003c34:	d902      	bls.n	8003c3c <NVIC_EncodePriority+0x30>
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3b03      	subs	r3, #3
 8003c3a:	e000      	b.n	8003c3e <NVIC_EncodePriority+0x32>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43da      	mvns	r2, r3
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	401a      	ands	r2, r3
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5e:	43d9      	mvns	r1, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c64:	4313      	orrs	r3, r2
         );
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3724      	adds	r7, #36	@ 0x24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c84:	d301      	bcc.n	8003c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c86:	2301      	movs	r3, #1
 8003c88:	e00f      	b.n	8003caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003cb4 <SysTick_Config+0x40>)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c92:	210f      	movs	r1, #15
 8003c94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c98:	f7ff ff8e 	bl	8003bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c9c:	4b05      	ldr	r3, [pc, #20]	@ (8003cb4 <SysTick_Config+0x40>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca2:	4b04      	ldr	r3, [pc, #16]	@ (8003cb4 <SysTick_Config+0x40>)
 8003ca4:	2207      	movs	r2, #7
 8003ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	e000e010 	.word	0xe000e010

08003cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ff29 	bl	8003b18 <__NVIC_SetPriorityGrouping>
}
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b086      	sub	sp, #24
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	607a      	str	r2, [r7, #4]
 8003cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce0:	f7ff ff3e 	bl	8003b60 <__NVIC_GetPriorityGrouping>
 8003ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	68b9      	ldr	r1, [r7, #8]
 8003cea:	6978      	ldr	r0, [r7, #20]
 8003cec:	f7ff ff8e 	bl	8003c0c <NVIC_EncodePriority>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff5d 	bl	8003bb8 <__NVIC_SetPriority>
}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff ff31 	bl	8003b7c <__NVIC_EnableIRQ>
}
 8003d1a:	bf00      	nop
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b082      	sub	sp, #8
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ffa2 	bl	8003c74 <SysTick_Config>
 8003d30:	4603      	mov	r3, r0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d48:	f7ff feb6 	bl	8003ab8 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d101      	bne.n	8003d58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e099      	b.n	8003e8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0201 	bic.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d78:	e00f      	b.n	8003d9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d7a:	f7ff fe9d 	bl	8003ab8 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b05      	cmp	r3, #5
 8003d86:	d908      	bls.n	8003d9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2203      	movs	r2, #3
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e078      	b.n	8003e8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e8      	bne.n	8003d7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	4b38      	ldr	r3, [pc, #224]	@ (8003e94 <HAL_DMA_Init+0x158>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d107      	bne.n	8003e04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f023 0307 	bic.w	r3, r3, #7
 8003e1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	d117      	bne.n	8003e5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00e      	beq.n	8003e5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 fb1b 	bl	800447c <DMA_CheckFifoParam>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2240      	movs	r2, #64	@ 0x40
 8003e50:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e016      	b.n	8003e8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 fad2 	bl	8004410 <DMA_CalcBaseAndBitshift>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e74:	223f      	movs	r2, #63	@ 0x3f
 8003e76:	409a      	lsls	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	f010803f 	.word	0xf010803f

08003e98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d101      	bne.n	8003ebe <HAL_DMA_Start_IT+0x26>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e040      	b.n	8003f40 <HAL_DMA_Start_IT+0xa8>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d12f      	bne.n	8003f32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 fa64 	bl	80043b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef0:	223f      	movs	r2, #63	@ 0x3f
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0216 	orr.w	r2, r2, #22
 8003f06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d007      	beq.n	8003f20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0208 	orr.w	r2, r2, #8
 8003f1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	e005      	b.n	8003f3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f56:	f7ff fdaf 	bl	8003ab8 <HAL_GetTick>
 8003f5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d008      	beq.n	8003f7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2280      	movs	r2, #128	@ 0x80
 8003f6c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e052      	b.n	8004020 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0216 	bic.w	r2, r2, #22
 8003f88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695a      	ldr	r2, [r3, #20]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d103      	bne.n	8003faa <HAL_DMA_Abort+0x62>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d007      	beq.n	8003fba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0208 	bic.w	r2, r2, #8
 8003fb8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fca:	e013      	b.n	8003ff4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fcc:	f7ff fd74 	bl	8003ab8 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b05      	cmp	r3, #5
 8003fd8:	d90c      	bls.n	8003ff4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2203      	movs	r2, #3
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e015      	b.n	8004020 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e4      	bne.n	8003fcc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004006:	223f      	movs	r2, #63	@ 0x3f
 8004008:	409a      	lsls	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d004      	beq.n	8004046 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2280      	movs	r2, #128	@ 0x80
 8004040:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e00c      	b.n	8004060 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2205      	movs	r2, #5
 800404a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004078:	4b8e      	ldr	r3, [pc, #568]	@ (80042b4 <HAL_DMA_IRQHandler+0x248>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a8e      	ldr	r2, [pc, #568]	@ (80042b8 <HAL_DMA_IRQHandler+0x24c>)
 800407e:	fba2 2303 	umull	r2, r3, r2, r3
 8004082:	0a9b      	lsrs	r3, r3, #10
 8004084:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004096:	2208      	movs	r2, #8
 8004098:	409a      	lsls	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4013      	ands	r3, r2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d01a      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d013      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0204 	bic.w	r2, r2, #4
 80040be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c4:	2208      	movs	r2, #8
 80040c6:	409a      	lsls	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d0:	f043 0201 	orr.w	r2, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040dc:	2201      	movs	r2, #1
 80040de:	409a      	lsls	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4013      	ands	r3, r2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d012      	beq.n	800410e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00b      	beq.n	800410e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fa:	2201      	movs	r2, #1
 80040fc:	409a      	lsls	r2, r3
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004106:	f043 0202 	orr.w	r2, r3, #2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004112:	2204      	movs	r2, #4
 8004114:	409a      	lsls	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d012      	beq.n	8004144 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00b      	beq.n	8004144 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004130:	2204      	movs	r2, #4
 8004132:	409a      	lsls	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413c:	f043 0204 	orr.w	r2, r3, #4
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004148:	2210      	movs	r2, #16
 800414a:	409a      	lsls	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4013      	ands	r3, r2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d043      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d03c      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004166:	2210      	movs	r2, #16
 8004168:	409a      	lsls	r2, r3
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d018      	beq.n	80041ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d108      	bne.n	800419c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d024      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	4798      	blx	r3
 800419a:	e01f      	b.n	80041dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01b      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	4798      	blx	r3
 80041ac:	e016      	b.n	80041dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0208 	bic.w	r2, r2, #8
 80041ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e0:	2220      	movs	r2, #32
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 808f 	beq.w	800430c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 8087 	beq.w	800430c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004202:	2220      	movs	r2, #32
 8004204:	409a      	lsls	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b05      	cmp	r3, #5
 8004214:	d136      	bne.n	8004284 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0216 	bic.w	r2, r2, #22
 8004224:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004234:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	2b00      	cmp	r3, #0
 800423c:	d103      	bne.n	8004246 <HAL_DMA_IRQHandler+0x1da>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 0208 	bic.w	r2, r2, #8
 8004254:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425a:	223f      	movs	r2, #63	@ 0x3f
 800425c:	409a      	lsls	r2, r3
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004276:	2b00      	cmp	r3, #0
 8004278:	d07e      	beq.n	8004378 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
        }
        return;
 8004282:	e079      	b.n	8004378 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d01d      	beq.n	80042ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10d      	bne.n	80042bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d031      	beq.n	800430c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	4798      	blx	r3
 80042b0:	e02c      	b.n	800430c <HAL_DMA_IRQHandler+0x2a0>
 80042b2:	bf00      	nop
 80042b4:	20000008 	.word	0x20000008
 80042b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d023      	beq.n	800430c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4798      	blx	r3
 80042cc:	e01e      	b.n	800430c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10f      	bne.n	80042fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0210 	bic.w	r2, r2, #16
 80042ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004310:	2b00      	cmp	r3, #0
 8004312:	d032      	beq.n	800437a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d022      	beq.n	8004366 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2205      	movs	r2, #5
 8004324:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0201 	bic.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	3301      	adds	r3, #1
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	429a      	cmp	r2, r3
 8004342:	d307      	bcc.n	8004354 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f2      	bne.n	8004338 <HAL_DMA_IRQHandler+0x2cc>
 8004352:	e000      	b.n	8004356 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004354:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d005      	beq.n	800437a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
 8004376:	e000      	b.n	800437a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004378:	bf00      	nop
    }
  }
}
 800437a:	3718      	adds	r7, #24
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800438e:	b2db      	uxtb	r3, r3
}
 8004390:	4618      	mov	r0, r3
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
 80043c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2b40      	cmp	r3, #64	@ 0x40
 80043e0:	d108      	bne.n	80043f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043f2:	e007      	b.n	8004404 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	60da      	str	r2, [r3, #12]
}
 8004404:	bf00      	nop
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	b2db      	uxtb	r3, r3
 800441e:	3b10      	subs	r3, #16
 8004420:	4a14      	ldr	r2, [pc, #80]	@ (8004474 <DMA_CalcBaseAndBitshift+0x64>)
 8004422:	fba2 2303 	umull	r2, r3, r2, r3
 8004426:	091b      	lsrs	r3, r3, #4
 8004428:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800442a:	4a13      	ldr	r2, [pc, #76]	@ (8004478 <DMA_CalcBaseAndBitshift+0x68>)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4413      	add	r3, r2
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	461a      	mov	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2b03      	cmp	r3, #3
 800443c:	d909      	bls.n	8004452 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004446:	f023 0303 	bic.w	r3, r3, #3
 800444a:	1d1a      	adds	r2, r3, #4
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004450:	e007      	b.n	8004462 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800445a:	f023 0303 	bic.w	r3, r3, #3
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004466:	4618      	mov	r0, r3
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	aaaaaaab 	.word	0xaaaaaaab
 8004478:	0800ac0c 	.word	0x0800ac0c

0800447c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d11f      	bne.n	80044d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b03      	cmp	r3, #3
 800449a:	d856      	bhi.n	800454a <DMA_CheckFifoParam+0xce>
 800449c:	a201      	add	r2, pc, #4	@ (adr r2, 80044a4 <DMA_CheckFifoParam+0x28>)
 800449e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a2:	bf00      	nop
 80044a4:	080044b5 	.word	0x080044b5
 80044a8:	080044c7 	.word	0x080044c7
 80044ac:	080044b5 	.word	0x080044b5
 80044b0:	0800454b 	.word	0x0800454b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d046      	beq.n	800454e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c4:	e043      	b.n	800454e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044ce:	d140      	bne.n	8004552 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044d4:	e03d      	b.n	8004552 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044de:	d121      	bne.n	8004524 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d837      	bhi.n	8004556 <DMA_CheckFifoParam+0xda>
 80044e6:	a201      	add	r2, pc, #4	@ (adr r2, 80044ec <DMA_CheckFifoParam+0x70>)
 80044e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ec:	080044fd 	.word	0x080044fd
 80044f0:	08004503 	.word	0x08004503
 80044f4:	080044fd 	.word	0x080044fd
 80044f8:	08004515 	.word	0x08004515
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004500:	e030      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004506:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d025      	beq.n	800455a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004512:	e022      	b.n	800455a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800451c:	d11f      	bne.n	800455e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004522:	e01c      	b.n	800455e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d903      	bls.n	8004532 <DMA_CheckFifoParam+0xb6>
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2b03      	cmp	r3, #3
 800452e:	d003      	beq.n	8004538 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004530:	e018      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	73fb      	strb	r3, [r7, #15]
      break;
 8004536:	e015      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00e      	beq.n	8004562 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      break;
 8004548:	e00b      	b.n	8004562 <DMA_CheckFifoParam+0xe6>
      break;
 800454a:	bf00      	nop
 800454c:	e00a      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;
 800454e:	bf00      	nop
 8004550:	e008      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;
 8004552:	bf00      	nop
 8004554:	e006      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;
 8004556:	bf00      	nop
 8004558:	e004      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;
 800455a:	bf00      	nop
 800455c:	e002      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;   
 800455e:	bf00      	nop
 8004560:	e000      	b.n	8004564 <DMA_CheckFifoParam+0xe8>
      break;
 8004562:	bf00      	nop
    }
  } 
  
  return status; 
 8004564:	7bfb      	ldrb	r3, [r7, #15]
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop

08004574 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004574:	b480      	push	{r7}
 8004576:	b089      	sub	sp, #36	@ 0x24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004582:	2300      	movs	r3, #0
 8004584:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004586:	2300      	movs	r3, #0
 8004588:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800458a:	2300      	movs	r3, #0
 800458c:	61fb      	str	r3, [r7, #28]
 800458e:	e165      	b.n	800485c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004590:	2201      	movs	r2, #1
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	4013      	ands	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	f040 8154 	bne.w	8004856 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d005      	beq.n	80045c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d130      	bne.n	8004628 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	2203      	movs	r2, #3
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4013      	ands	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045fc:	2201      	movs	r2, #1
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	43db      	mvns	r3, r3
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	4013      	ands	r3, r2
 800460a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	091b      	lsrs	r3, r3, #4
 8004612:	f003 0201 	and.w	r2, r3, #1
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	4313      	orrs	r3, r2
 8004620:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	2b03      	cmp	r3, #3
 8004632:	d017      	beq.n	8004664 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	2203      	movs	r2, #3
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	43db      	mvns	r3, r3
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	4013      	ands	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d123      	bne.n	80046b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	08da      	lsrs	r2, r3, #3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3208      	adds	r2, #8
 8004678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800467c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	220f      	movs	r2, #15
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	43db      	mvns	r3, r3
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	4013      	ands	r3, r2
 8004692:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	08da      	lsrs	r2, r3, #3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	3208      	adds	r2, #8
 80046b2:	69b9      	ldr	r1, [r7, #24]
 80046b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	2203      	movs	r2, #3
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	43db      	mvns	r3, r3
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	4013      	ands	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f003 0203 	and.w	r2, r3, #3
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 80ae 	beq.w	8004856 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046fa:	2300      	movs	r3, #0
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004874 <HAL_GPIO_Init+0x300>)
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	4a5c      	ldr	r2, [pc, #368]	@ (8004874 <HAL_GPIO_Init+0x300>)
 8004704:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004708:	6453      	str	r3, [r2, #68]	@ 0x44
 800470a:	4b5a      	ldr	r3, [pc, #360]	@ (8004874 <HAL_GPIO_Init+0x300>)
 800470c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004716:	4a58      	ldr	r2, [pc, #352]	@ (8004878 <HAL_GPIO_Init+0x304>)
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	089b      	lsrs	r3, r3, #2
 800471c:	3302      	adds	r3, #2
 800471e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	220f      	movs	r2, #15
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43db      	mvns	r3, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4013      	ands	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a4f      	ldr	r2, [pc, #316]	@ (800487c <HAL_GPIO_Init+0x308>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d025      	beq.n	800478e <HAL_GPIO_Init+0x21a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a4e      	ldr	r2, [pc, #312]	@ (8004880 <HAL_GPIO_Init+0x30c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01f      	beq.n	800478a <HAL_GPIO_Init+0x216>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4d      	ldr	r2, [pc, #308]	@ (8004884 <HAL_GPIO_Init+0x310>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d019      	beq.n	8004786 <HAL_GPIO_Init+0x212>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4c      	ldr	r2, [pc, #304]	@ (8004888 <HAL_GPIO_Init+0x314>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_GPIO_Init+0x20e>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4b      	ldr	r2, [pc, #300]	@ (800488c <HAL_GPIO_Init+0x318>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00d      	beq.n	800477e <HAL_GPIO_Init+0x20a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a4a      	ldr	r2, [pc, #296]	@ (8004890 <HAL_GPIO_Init+0x31c>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d007      	beq.n	800477a <HAL_GPIO_Init+0x206>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a49      	ldr	r2, [pc, #292]	@ (8004894 <HAL_GPIO_Init+0x320>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d101      	bne.n	8004776 <HAL_GPIO_Init+0x202>
 8004772:	2306      	movs	r3, #6
 8004774:	e00c      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 8004776:	2307      	movs	r3, #7
 8004778:	e00a      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 800477a:	2305      	movs	r3, #5
 800477c:	e008      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 800477e:	2304      	movs	r3, #4
 8004780:	e006      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 8004782:	2303      	movs	r3, #3
 8004784:	e004      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 8004786:	2302      	movs	r3, #2
 8004788:	e002      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_GPIO_Init+0x21c>
 800478e:	2300      	movs	r3, #0
 8004790:	69fa      	ldr	r2, [r7, #28]
 8004792:	f002 0203 	and.w	r2, r2, #3
 8004796:	0092      	lsls	r2, r2, #2
 8004798:	4093      	lsls	r3, r2
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4313      	orrs	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047a0:	4935      	ldr	r1, [pc, #212]	@ (8004878 <HAL_GPIO_Init+0x304>)
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004898 <HAL_GPIO_Init+0x324>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	43db      	mvns	r3, r3
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4013      	ands	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047d2:	4a31      	ldr	r2, [pc, #196]	@ (8004898 <HAL_GPIO_Init+0x324>)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047d8:	4b2f      	ldr	r3, [pc, #188]	@ (8004898 <HAL_GPIO_Init+0x324>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4013      	ands	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047fc:	4a26      	ldr	r2, [pc, #152]	@ (8004898 <HAL_GPIO_Init+0x324>)
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004802:	4b25      	ldr	r3, [pc, #148]	@ (8004898 <HAL_GPIO_Init+0x324>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	43db      	mvns	r3, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4013      	ands	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004826:	4a1c      	ldr	r2, [pc, #112]	@ (8004898 <HAL_GPIO_Init+0x324>)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800482c:	4b1a      	ldr	r3, [pc, #104]	@ (8004898 <HAL_GPIO_Init+0x324>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	43db      	mvns	r3, r3
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4013      	ands	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004850:	4a11      	ldr	r2, [pc, #68]	@ (8004898 <HAL_GPIO_Init+0x324>)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	3301      	adds	r3, #1
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b0f      	cmp	r3, #15
 8004860:	f67f ae96 	bls.w	8004590 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004864:	bf00      	nop
 8004866:	bf00      	nop
 8004868:	3724      	adds	r7, #36	@ 0x24
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
 8004878:	40013800 	.word	0x40013800
 800487c:	40020000 	.word	0x40020000
 8004880:	40020400 	.word	0x40020400
 8004884:	40020800 	.word	0x40020800
 8004888:	40020c00 	.word	0x40020c00
 800488c:	40021000 	.word	0x40021000
 8004890:	40021400 	.word	0x40021400
 8004894:	40021800 	.word	0x40021800
 8004898:	40013c00 	.word	0x40013c00

0800489c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	887b      	ldrh	r3, [r7, #2]
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048b4:	2301      	movs	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
 80048b8:	e001      	b.n	80048be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048ba:	2300      	movs	r3, #0
 80048bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048be:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	460b      	mov	r3, r1
 80048d6:	807b      	strh	r3, [r7, #2]
 80048d8:	4613      	mov	r3, r2
 80048da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048dc:	787b      	ldrb	r3, [r7, #1]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048e2:	887a      	ldrh	r2, [r7, #2]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048e8:	e003      	b.n	80048f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ea:	887b      	ldrh	r3, [r7, #2]
 80048ec:	041a      	lsls	r2, r3, #16
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	619a      	str	r2, [r3, #24]
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
	...

08004900 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e12b      	b.n	8004b6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d106      	bne.n	800492c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7fc f8f4 	bl	8000b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2224      	movs	r2, #36	@ 0x24
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0201 	bic.w	r2, r2, #1
 8004942:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004952:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004962:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004964:	f003 f950 	bl	8007c08 <HAL_RCC_GetPCLK1Freq>
 8004968:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	4a81      	ldr	r2, [pc, #516]	@ (8004b74 <HAL_I2C_Init+0x274>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d807      	bhi.n	8004984 <HAL_I2C_Init+0x84>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	4a80      	ldr	r2, [pc, #512]	@ (8004b78 <HAL_I2C_Init+0x278>)
 8004978:	4293      	cmp	r3, r2
 800497a:	bf94      	ite	ls
 800497c:	2301      	movls	r3, #1
 800497e:	2300      	movhi	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	e006      	b.n	8004992 <HAL_I2C_Init+0x92>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4a7d      	ldr	r2, [pc, #500]	@ (8004b7c <HAL_I2C_Init+0x27c>)
 8004988:	4293      	cmp	r3, r2
 800498a:	bf94      	ite	ls
 800498c:	2301      	movls	r3, #1
 800498e:	2300      	movhi	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e0e7      	b.n	8004b6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4a78      	ldr	r2, [pc, #480]	@ (8004b80 <HAL_I2C_Init+0x280>)
 800499e:	fba2 2303 	umull	r2, r3, r2, r3
 80049a2:	0c9b      	lsrs	r3, r3, #18
 80049a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	4a6a      	ldr	r2, [pc, #424]	@ (8004b74 <HAL_I2C_Init+0x274>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d802      	bhi.n	80049d4 <HAL_I2C_Init+0xd4>
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	3301      	adds	r3, #1
 80049d2:	e009      	b.n	80049e8 <HAL_I2C_Init+0xe8>
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	4a69      	ldr	r2, [pc, #420]	@ (8004b84 <HAL_I2C_Init+0x284>)
 80049e0:	fba2 2303 	umull	r2, r3, r2, r3
 80049e4:	099b      	lsrs	r3, r3, #6
 80049e6:	3301      	adds	r3, #1
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6812      	ldr	r2, [r2, #0]
 80049ec:	430b      	orrs	r3, r1
 80049ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80049fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	495c      	ldr	r1, [pc, #368]	@ (8004b74 <HAL_I2C_Init+0x274>)
 8004a04:	428b      	cmp	r3, r1
 8004a06:	d819      	bhi.n	8004a3c <HAL_I2C_Init+0x13c>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	1e59      	subs	r1, r3, #1
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a16:	1c59      	adds	r1, r3, #1
 8004a18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a1c:	400b      	ands	r3, r1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00a      	beq.n	8004a38 <HAL_I2C_Init+0x138>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1e59      	subs	r1, r3, #1
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a30:	3301      	adds	r3, #1
 8004a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a36:	e051      	b.n	8004adc <HAL_I2C_Init+0x1dc>
 8004a38:	2304      	movs	r3, #4
 8004a3a:	e04f      	b.n	8004adc <HAL_I2C_Init+0x1dc>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d111      	bne.n	8004a68 <HAL_I2C_Init+0x168>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1e58      	subs	r0, r3, #1
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6859      	ldr	r1, [r3, #4]
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	440b      	add	r3, r1
 8004a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a56:	3301      	adds	r3, #1
 8004a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	bf0c      	ite	eq
 8004a60:	2301      	moveq	r3, #1
 8004a62:	2300      	movne	r3, #0
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	e012      	b.n	8004a8e <HAL_I2C_Init+0x18e>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	1e58      	subs	r0, r3, #1
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6859      	ldr	r1, [r3, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	0099      	lsls	r1, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a7e:	3301      	adds	r3, #1
 8004a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf0c      	ite	eq
 8004a88:	2301      	moveq	r3, #1
 8004a8a:	2300      	movne	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_I2C_Init+0x196>
 8004a92:	2301      	movs	r3, #1
 8004a94:	e022      	b.n	8004adc <HAL_I2C_Init+0x1dc>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10e      	bne.n	8004abc <HAL_I2C_Init+0x1bc>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	1e58      	subs	r0, r3, #1
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6859      	ldr	r1, [r3, #4]
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	005b      	lsls	r3, r3, #1
 8004aaa:	440b      	add	r3, r1
 8004aac:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aba:	e00f      	b.n	8004adc <HAL_I2C_Init+0x1dc>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	1e58      	subs	r0, r3, #1
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6859      	ldr	r1, [r3, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	440b      	add	r3, r1
 8004aca:	0099      	lsls	r1, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ad8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004adc:	6879      	ldr	r1, [r7, #4]
 8004ade:	6809      	ldr	r1, [r1, #0]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69da      	ldr	r2, [r3, #28]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	6911      	ldr	r1, [r2, #16]
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	68d2      	ldr	r2, [r2, #12]
 8004b16:	4311      	orrs	r1, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	695a      	ldr	r2, [r3, #20]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	000186a0 	.word	0x000186a0
 8004b78:	001e847f 	.word	0x001e847f
 8004b7c:	003d08ff 	.word	0x003d08ff
 8004b80:	431bde83 	.word	0x431bde83
 8004b84:	10624dd3 	.word	0x10624dd3

08004b88 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9a:	2b80      	cmp	r3, #128	@ 0x80
 8004b9c:	d103      	bne.n	8004ba6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
  }
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
	...

08004bb4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af02      	add	r7, sp, #8
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	607a      	str	r2, [r7, #4]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	817b      	strh	r3, [r7, #10]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bc8:	f7fe ff76 	bl	8003ab8 <HAL_GetTick>
 8004bcc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	f040 80e0 	bne.w	8004d9c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	2319      	movs	r3, #25
 8004be2:	2201      	movs	r2, #1
 8004be4:	4970      	ldr	r1, [pc, #448]	@ (8004da8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f002 fc98 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e0d3      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_I2C_Master_Transmit+0x50>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e0cc      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d007      	beq.n	8004c2a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 0201 	orr.w	r2, r2, #1
 8004c28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2221      	movs	r2, #33	@ 0x21
 8004c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2210      	movs	r2, #16
 8004c46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	893a      	ldrh	r2, [r7, #8]
 8004c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4a50      	ldr	r2, [pc, #320]	@ (8004dac <HAL_I2C_Master_Transmit+0x1f8>)
 8004c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c6c:	8979      	ldrh	r1, [r7, #10]
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	6a3a      	ldr	r2, [r7, #32]
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f002 f856 	bl	8006d24 <I2C_MasterRequestWrite>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e08d      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c82:	2300      	movs	r3, #0
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c98:	e066      	b.n	8004d68 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	6a39      	ldr	r1, [r7, #32]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f002 fd56 	bl	8007750 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00d      	beq.n	8004cc6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d107      	bne.n	8004cc2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e06b      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f003 0304 	and.w	r3, r3, #4
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d11b      	bne.n	8004d3c <HAL_I2C_Master_Transmit+0x188>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d017      	beq.n	8004d3c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d10:	781a      	ldrb	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	6a39      	ldr	r1, [r7, #32]
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f002 fd4d 	bl	80077e0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00d      	beq.n	8004d68 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d107      	bne.n	8004d64 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d62:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e01a      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d194      	bne.n	8004c9a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e000      	b.n	8004d9e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d9c:	2302      	movs	r3, #2
  }
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	00100002 	.word	0x00100002
 8004dac:	ffff0000 	.word	0xffff0000

08004db0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b08c      	sub	sp, #48	@ 0x30
 8004db4:	af02      	add	r7, sp, #8
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	607a      	str	r2, [r7, #4]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	817b      	strh	r3, [r7, #10]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004dc4:	f7fe fe78 	bl	8003ab8 <HAL_GetTick>
 8004dc8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	f040 8217 	bne.w	8005206 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	2319      	movs	r3, #25
 8004dde:	2201      	movs	r2, #1
 8004de0:	497c      	ldr	r1, [pc, #496]	@ (8004fd4 <HAL_I2C_Master_Receive+0x224>)
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f002 fb9a 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004dee:	2302      	movs	r3, #2
 8004df0:	e20a      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_I2C_Master_Receive+0x50>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e203      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d007      	beq.n	8004e26 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2222      	movs	r2, #34	@ 0x22
 8004e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2210      	movs	r2, #16
 8004e42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	893a      	ldrh	r2, [r7, #8]
 8004e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4a5c      	ldr	r2, [pc, #368]	@ (8004fd8 <HAL_I2C_Master_Receive+0x228>)
 8004e66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e68:	8979      	ldrh	r1, [r7, #10]
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f001 ffda 	bl	8006e28 <I2C_MasterRequestRead>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e1c4      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d113      	bne.n	8004eae <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e86:	2300      	movs	r3, #0
 8004e88:	623b      	str	r3, [r7, #32]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	623b      	str	r3, [r7, #32]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	623b      	str	r3, [r7, #32]
 8004e9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	e198      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d11b      	bne.n	8004eee <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61fb      	str	r3, [r7, #28]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	61fb      	str	r3, [r7, #28]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	e178      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d11b      	bne.n	8004f2e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f16:	2300      	movs	r3, #0
 8004f18:	61bb      	str	r3, [r7, #24]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	61bb      	str	r3, [r7, #24]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	e158      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f3e:	2300      	movs	r3, #0
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f54:	e144      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	f200 80f1 	bhi.w	8005142 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d123      	bne.n	8004fb0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f002 fcb1 	bl	80078d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e145      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	b2d2      	uxtb	r2, r2
 8004f88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fae:	e117      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d14e      	bne.n	8005056 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	4906      	ldr	r1, [pc, #24]	@ (8004fdc <HAL_I2C_Master_Receive+0x22c>)
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f002 faaa 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d008      	beq.n	8004fe0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e11a      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
 8004fd2:	bf00      	nop
 8004fd4:	00100002 	.word	0x00100002
 8004fd8:	ffff0000 	.word	0xffff0000
 8004fdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005054:	e0c4      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505c:	2200      	movs	r2, #0
 800505e:	496c      	ldr	r1, [pc, #432]	@ (8005210 <HAL_I2C_Master_Receive+0x460>)
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f002 fa5b 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e0cb      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800507e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691a      	ldr	r2, [r3, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b8:	2200      	movs	r2, #0
 80050ba:	4955      	ldr	r1, [pc, #340]	@ (8005210 <HAL_I2C_Master_Receive+0x460>)
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f002 fa2d 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e09d      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	691a      	ldr	r2, [r3, #16]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005140:	e04e      	b.n	80051e0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005144:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f002 fbc4 	bl	80078d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e058      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005172:	3b01      	subs	r3, #1
 8005174:	b29a      	uxth	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b04      	cmp	r3, #4
 8005194:	d124      	bne.n	80051e0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800519a:	2b03      	cmp	r3, #3
 800519c:	d107      	bne.n	80051ae <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051ac:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f47f aeb6 	bne.w	8004f56 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2220      	movs	r2, #32
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005202:	2300      	movs	r3, #0
 8005204:	e000      	b.n	8005208 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005206:	2302      	movs	r3, #2
  }
}
 8005208:	4618      	mov	r0, r3
 800520a:	3728      	adds	r7, #40	@ 0x28
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	00010004 	.word	0x00010004

08005214 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08c      	sub	sp, #48	@ 0x30
 8005218:	af02      	add	r7, sp, #8
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	4608      	mov	r0, r1
 800521e:	4611      	mov	r1, r2
 8005220:	461a      	mov	r2, r3
 8005222:	4603      	mov	r3, r0
 8005224:	817b      	strh	r3, [r7, #10]
 8005226:	460b      	mov	r3, r1
 8005228:	813b      	strh	r3, [r7, #8]
 800522a:	4613      	mov	r3, r2
 800522c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800522e:	f7fe fc43 	bl	8003ab8 <HAL_GetTick>
 8005232:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b20      	cmp	r3, #32
 8005242:	f040 8172 	bne.w	800552a <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005246:	4b93      	ldr	r3, [pc, #588]	@ (8005494 <HAL_I2C_Mem_Read_DMA+0x280>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	08db      	lsrs	r3, r3, #3
 800524c:	4a92      	ldr	r2, [pc, #584]	@ (8005498 <HAL_I2C_Mem_Read_DMA+0x284>)
 800524e:	fba2 2303 	umull	r2, r3, r2, r3
 8005252:	0a1a      	lsrs	r2, r3, #8
 8005254:	4613      	mov	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	009a      	lsls	r2, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	3b01      	subs	r3, #1
 8005264:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d112      	bne.n	8005292 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f043 0220 	orr.w	r2, r3, #32
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800528e:	2302      	movs	r3, #2
 8005290:	e14c      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b02      	cmp	r3, #2
 800529e:	d0df      	beq.n	8005260 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d101      	bne.n	80052ae <HAL_I2C_Mem_Read_DMA+0x9a>
 80052aa:	2302      	movs	r3, #2
 80052ac:	e13e      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d007      	beq.n	80052d4 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0201 	orr.w	r2, r2, #1
 80052d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2222      	movs	r2, #34	@ 0x22
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2240      	movs	r2, #64	@ 0x40
 80052f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	4a62      	ldr	r2, [pc, #392]	@ (800549c <HAL_I2C_Mem_Read_DMA+0x288>)
 8005314:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8005316:	897a      	ldrh	r2, [r7, #10]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800531c:	893a      	ldrh	r2, [r7, #8]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005322:	88fa      	ldrh	r2, [r7, #6]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 80cc 	beq.w	80054d0 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533c:	2b00      	cmp	r3, #0
 800533e:	d02d      	beq.n	800539c <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005344:	4a56      	ldr	r2, [pc, #344]	@ (80054a0 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8005346:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534c:	4a55      	ldr	r2, [pc, #340]	@ (80054a4 <HAL_I2C_Mem_Read_DMA+0x290>)
 800534e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005354:	2200      	movs	r2, #0
 8005356:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535c:	2200      	movs	r2, #0
 800535e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005364:	2200      	movs	r2, #0
 8005366:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536c:	2200      	movs	r2, #0
 800536e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3310      	adds	r3, #16
 800537a:	4619      	mov	r1, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	461a      	mov	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005386:	f7fe fd87 	bl	8003e98 <HAL_DMA_Start_IT>
 800538a:	4603      	mov	r3, r0
 800538c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005390:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005394:	2b00      	cmp	r3, #0
 8005396:	f040 8087 	bne.w	80054a8 <HAL_I2C_Mem_Read_DMA+0x294>
 800539a:	e013      	b.n	80053c4 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0b3      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80053c4:	88f8      	ldrh	r0, [r7, #6]
 80053c6:	893a      	ldrh	r2, [r7, #8]
 80053c8:	8979      	ldrh	r1, [r7, #10]
 80053ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	2323      	movs	r3, #35	@ 0x23
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	4603      	mov	r3, r0
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f001 fdf5 	bl	8006fc4 <I2C_RequestMemoryRead>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d023      	beq.n	8005428 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fe fe1f 	bl	8004028 <HAL_DMA_Abort_IT>
 80053ea:	4603      	mov	r3, r0
 80053ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f4:	2200      	movs	r2, #0
 80053f6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005406:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e081      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800542c:	2b01      	cmp	r3, #1
 800542e:	d108      	bne.n	8005442 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	e007      	b.n	8005452 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005450:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	61bb      	str	r3, [r7, #24]
 8005466:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800547e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800548e:	605a      	str	r2, [r3, #4]
 8005490:	e049      	b.n	8005526 <HAL_I2C_Mem_Read_DMA+0x312>
 8005492:	bf00      	nop
 8005494:	20000008 	.word	0x20000008
 8005498:	14f8b589 	.word	0x14f8b589
 800549c:	ffff0000 	.word	0xffff0000
 80054a0:	08007195 	.word	0x08007195
 80054a4:	08007353 	.word	0x08007353
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	f043 0210 	orr.w	r2, r3, #16
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e02d      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80054d0:	88f8      	ldrh	r0, [r7, #6]
 80054d2:	893a      	ldrh	r2, [r7, #8]
 80054d4:	8979      	ldrh	r1, [r7, #10]
 80054d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d8:	9301      	str	r3, [sp, #4]
 80054da:	2323      	movs	r3, #35	@ 0x23
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	4603      	mov	r3, r0
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f001 fd6f 	bl	8006fc4 <I2C_RequestMemoryRead>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e01d      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f0:	2300      	movs	r3, #0
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	617b      	str	r3, [r7, #20]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005514:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2220      	movs	r2, #32
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8005526:	2300      	movs	r3, #0
 8005528:	e000      	b.n	800552c <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800552a:	2302      	movs	r3, #2
  }
}
 800552c:	4618      	mov	r0, r3
 800552e:	3728      	adds	r7, #40	@ 0x28
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005554:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800555c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800555e:	7bfb      	ldrb	r3, [r7, #15]
 8005560:	2b10      	cmp	r3, #16
 8005562:	d003      	beq.n	800556c <HAL_I2C_EV_IRQHandler+0x38>
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	2b40      	cmp	r3, #64	@ 0x40
 8005568:	f040 80c1 	bne.w	80056ee <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10d      	bne.n	80055a2 <HAL_I2C_EV_IRQHandler+0x6e>
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800558c:	d003      	beq.n	8005596 <HAL_I2C_EV_IRQHandler+0x62>
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005594:	d101      	bne.n	800559a <HAL_I2C_EV_IRQHandler+0x66>
 8005596:	2301      	movs	r3, #1
 8005598:	e000      	b.n	800559c <HAL_I2C_EV_IRQHandler+0x68>
 800559a:	2300      	movs	r3, #0
 800559c:	2b01      	cmp	r3, #1
 800559e:	f000 8132 	beq.w	8005806 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00c      	beq.n	80055c6 <HAL_I2C_EV_IRQHandler+0x92>
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	0a5b      	lsrs	r3, r3, #9
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d006      	beq.n	80055c6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f002 fa17 	bl	80079ec <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fd91 	bl	80060e6 <I2C_Master_SB>
 80055c4:	e092      	b.n	80056ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	08db      	lsrs	r3, r3, #3
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <HAL_I2C_EV_IRQHandler+0xb2>
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	0a5b      	lsrs	r3, r3, #9
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fe07 	bl	80061f2 <I2C_Master_ADD10>
 80055e4:	e082      	b.n	80056ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	085b      	lsrs	r3, r3, #1
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <HAL_I2C_EV_IRQHandler+0xd2>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	0a5b      	lsrs	r3, r3, #9
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 fe21 	bl	8006246 <I2C_Master_ADDR>
 8005604:	e072      	b.n	80056ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	089b      	lsrs	r3, r3, #2
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b00      	cmp	r3, #0
 8005610:	d03b      	beq.n	800568a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800561c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005620:	f000 80f3 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	09db      	lsrs	r3, r3, #7
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00f      	beq.n	8005650 <HAL_I2C_EV_IRQHandler+0x11c>
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	0a9b      	lsrs	r3, r3, #10
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d009      	beq.n	8005650 <HAL_I2C_EV_IRQHandler+0x11c>
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	089b      	lsrs	r3, r3, #2
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	2b00      	cmp	r3, #0
 8005646:	d103      	bne.n	8005650 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f9e9 	bl	8005a20 <I2C_MasterTransmit_TXE>
 800564e:	e04d      	b.n	80056ec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	089b      	lsrs	r3, r3, #2
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80d6 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	0a5b      	lsrs	r3, r3, #9
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 80cf 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800566c:	7bbb      	ldrb	r3, [r7, #14]
 800566e:	2b21      	cmp	r3, #33	@ 0x21
 8005670:	d103      	bne.n	800567a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 fa70 	bl	8005b58 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005678:	e0c7      	b.n	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800567a:	7bfb      	ldrb	r3, [r7, #15]
 800567c:	2b40      	cmp	r3, #64	@ 0x40
 800567e:	f040 80c4 	bne.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 fade 	bl	8005c44 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005688:	e0bf      	b.n	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005698:	f000 80b7 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	099b      	lsrs	r3, r3, #6
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00f      	beq.n	80056c8 <HAL_I2C_EV_IRQHandler+0x194>
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	0a9b      	lsrs	r3, r3, #10
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d009      	beq.n	80056c8 <HAL_I2C_EV_IRQHandler+0x194>
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	089b      	lsrs	r3, r3, #2
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d103      	bne.n	80056c8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fb57 	bl	8005d74 <I2C_MasterReceive_RXNE>
 80056c6:	e011      	b.n	80056ec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	089b      	lsrs	r3, r3, #2
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 809a 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	0a5b      	lsrs	r3, r3, #9
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 8093 	beq.w	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 fc0d 	bl	8005f04 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056ea:	e08e      	b.n	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
 80056ec:	e08d      	b.n	800580a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d004      	beq.n	8005700 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	61fb      	str	r3, [r7, #28]
 80056fe:	e007      	b.n	8005710 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	085b      	lsrs	r3, r3, #1
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d012      	beq.n	8005742 <HAL_I2C_EV_IRQHandler+0x20e>
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	0a5b      	lsrs	r3, r3, #9
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00c      	beq.n	8005742 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005738:	69b9      	ldr	r1, [r7, #24]
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 ffd2 	bl	80066e4 <I2C_Slave_ADDR>
 8005740:	e066      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	091b      	lsrs	r3, r3, #4
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d009      	beq.n	8005762 <HAL_I2C_EV_IRQHandler+0x22e>
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	0a5b      	lsrs	r3, r3, #9
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f001 f80c 	bl	8006778 <I2C_Slave_STOPF>
 8005760:	e056      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005762:	7bbb      	ldrb	r3, [r7, #14]
 8005764:	2b21      	cmp	r3, #33	@ 0x21
 8005766:	d002      	beq.n	800576e <HAL_I2C_EV_IRQHandler+0x23a>
 8005768:	7bbb      	ldrb	r3, [r7, #14]
 800576a:	2b29      	cmp	r3, #41	@ 0x29
 800576c:	d125      	bne.n	80057ba <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	09db      	lsrs	r3, r3, #7
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00f      	beq.n	800579a <HAL_I2C_EV_IRQHandler+0x266>
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	0a9b      	lsrs	r3, r3, #10
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d009      	beq.n	800579a <HAL_I2C_EV_IRQHandler+0x266>
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	089b      	lsrs	r3, r3, #2
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d103      	bne.n	800579a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fee8 	bl	8006568 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005798:	e039      	b.n	800580e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	089b      	lsrs	r3, r3, #2
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d033      	beq.n	800580e <HAL_I2C_EV_IRQHandler+0x2da>
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	0a5b      	lsrs	r3, r3, #9
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d02d      	beq.n	800580e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 ff15 	bl	80065e2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057b8:	e029      	b.n	800580e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	099b      	lsrs	r3, r3, #6
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00f      	beq.n	80057e6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	0a9b      	lsrs	r3, r3, #10
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d009      	beq.n	80057e6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	089b      	lsrs	r3, r3, #2
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d103      	bne.n	80057e6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 ff20 	bl	8006624 <I2C_SlaveReceive_RXNE>
 80057e4:	e014      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	089b      	lsrs	r3, r3, #2
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00e      	beq.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	0a5b      	lsrs	r3, r3, #9
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d008      	beq.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 ff4e 	bl	80066a0 <I2C_SlaveReceive_BTF>
 8005804:	e004      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005806:	bf00      	nop
 8005808:	e002      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800580a:	bf00      	nop
 800580c:	e000      	b.n	8005810 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800580e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005810:	3720      	adds	r7, #32
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b08a      	sub	sp, #40	@ 0x28
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800582e:	2300      	movs	r3, #0
 8005830:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005838:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800583a:	6a3b      	ldr	r3, [r7, #32]
 800583c:	0a1b      	lsrs	r3, r3, #8
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00e      	beq.n	8005864 <HAL_I2C_ER_IRQHandler+0x4e>
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	0a1b      	lsrs	r3, r3, #8
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005854:	f043 0301 	orr.w	r3, r3, #1
 8005858:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005862:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	0a5b      	lsrs	r3, r3, #9
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d00e      	beq.n	800588e <HAL_I2C_ER_IRQHandler+0x78>
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	0a1b      	lsrs	r3, r3, #8
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d008      	beq.n	800588e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800587c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587e:	f043 0302 	orr.w	r3, r3, #2
 8005882:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800588c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	0a9b      	lsrs	r3, r3, #10
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d03f      	beq.n	800591a <HAL_I2C_ER_IRQHandler+0x104>
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	0a1b      	lsrs	r3, r3, #8
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d039      	beq.n	800591a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80058a6:	7efb      	ldrb	r3, [r7, #27]
 80058a8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058be:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80058c0:	7ebb      	ldrb	r3, [r7, #26]
 80058c2:	2b20      	cmp	r3, #32
 80058c4:	d112      	bne.n	80058ec <HAL_I2C_ER_IRQHandler+0xd6>
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10f      	bne.n	80058ec <HAL_I2C_ER_IRQHandler+0xd6>
 80058cc:	7cfb      	ldrb	r3, [r7, #19]
 80058ce:	2b21      	cmp	r3, #33	@ 0x21
 80058d0:	d008      	beq.n	80058e4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80058d2:	7cfb      	ldrb	r3, [r7, #19]
 80058d4:	2b29      	cmp	r3, #41	@ 0x29
 80058d6:	d005      	beq.n	80058e4 <HAL_I2C_ER_IRQHandler+0xce>
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
 80058da:	2b28      	cmp	r3, #40	@ 0x28
 80058dc:	d106      	bne.n	80058ec <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b21      	cmp	r3, #33	@ 0x21
 80058e2:	d103      	bne.n	80058ec <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f001 f877 	bl	80069d8 <I2C_Slave_AF>
 80058ea:	e016      	b.n	800591a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058f4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80058f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f8:	f043 0304 	orr.w	r3, r3, #4
 80058fc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80058fe:	7efb      	ldrb	r3, [r7, #27]
 8005900:	2b10      	cmp	r3, #16
 8005902:	d002      	beq.n	800590a <HAL_I2C_ER_IRQHandler+0xf4>
 8005904:	7efb      	ldrb	r3, [r7, #27]
 8005906:	2b40      	cmp	r3, #64	@ 0x40
 8005908:	d107      	bne.n	800591a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005918:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	0adb      	lsrs	r3, r3, #11
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00e      	beq.n	8005944 <HAL_I2C_ER_IRQHandler+0x12e>
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	0a1b      	lsrs	r3, r3, #8
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	f043 0308 	orr.w	r3, r3, #8
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005942:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005946:	2b00      	cmp	r3, #0
 8005948:	d008      	beq.n	800595c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	431a      	orrs	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f001 f8b2 	bl	8006ac0 <I2C_ITError>
  }
}
 800595c:	bf00      	nop
 800595e:	3728      	adds	r7, #40	@ 0x28
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]
 80059c0:	4613      	mov	r3, r2
 80059c2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a2e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a36:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d150      	bne.n	8005ae8 <I2C_MasterTransmit_TXE+0xc8>
 8005a46:	7bfb      	ldrb	r3, [r7, #15]
 8005a48:	2b21      	cmp	r3, #33	@ 0x21
 8005a4a:	d14d      	bne.n	8005ae8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	d01d      	beq.n	8005a8e <I2C_MasterTransmit_TXE+0x6e>
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2b20      	cmp	r3, #32
 8005a56:	d01a      	beq.n	8005a8e <I2C_MasterTransmit_TXE+0x6e>
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a5e:	d016      	beq.n	8005a8e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a6e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2211      	movs	r2, #17
 8005a74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7ff ff6c 	bl	8005964 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a8c:	e060      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a9c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aac:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b40      	cmp	r3, #64	@ 0x40
 8005ac6:	d107      	bne.n	8005ad8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7ff ff87 	bl	80059e4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ad6:	e03b      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f7ff ff3f 	bl	8005964 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ae6:	e033      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005ae8:	7bfb      	ldrb	r3, [r7, #15]
 8005aea:	2b21      	cmp	r3, #33	@ 0x21
 8005aec:	d005      	beq.n	8005afa <I2C_MasterTransmit_TXE+0xda>
 8005aee:	7bbb      	ldrb	r3, [r7, #14]
 8005af0:	2b40      	cmp	r3, #64	@ 0x40
 8005af2:	d12d      	bne.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
 8005af6:	2b22      	cmp	r3, #34	@ 0x22
 8005af8:	d12a      	bne.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d108      	bne.n	8005b16 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b12:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b14:	e01c      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b40      	cmp	r3, #64	@ 0x40
 8005b20:	d103      	bne.n	8005b2a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 f88e 	bl	8005c44 <I2C_MemoryTransmit_TXE_BTF>
}
 8005b28:	e012      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2e:	781a      	ldrb	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005b4e:	e7ff      	b.n	8005b50 <I2C_MasterTransmit_TXE+0x130>
 8005b50:	bf00      	nop
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b64:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b21      	cmp	r3, #33	@ 0x21
 8005b70:	d164      	bne.n	8005c3c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d012      	beq.n	8005ba2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b80:	781a      	ldrb	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005ba0:	e04c      	b.n	8005c3c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d01d      	beq.n	8005be4 <I2C_MasterTransmit_BTF+0x8c>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2b20      	cmp	r3, #32
 8005bac:	d01a      	beq.n	8005be4 <I2C_MasterTransmit_BTF+0x8c>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005bb4:	d016      	beq.n	8005be4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bc4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2211      	movs	r2, #17
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff fec1 	bl	8005964 <HAL_I2C_MasterTxCpltCallback>
}
 8005be2:	e02b      	b.n	8005c3c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bf2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c02:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b40      	cmp	r3, #64	@ 0x40
 8005c1c:	d107      	bne.n	8005c2e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff fedc 	bl	80059e4 <HAL_I2C_MemTxCpltCallback>
}
 8005c2c:	e006      	b.n	8005c3c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7ff fe94 	bl	8005964 <HAL_I2C_MasterTxCpltCallback>
}
 8005c3c:	bf00      	nop
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c52:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d11d      	bne.n	8005c98 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d10b      	bne.n	8005c7c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c68:	b2da      	uxtb	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c74:	1c9a      	adds	r2, r3, #2
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005c7a:	e077      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	121b      	asrs	r3, r3, #8
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c96:	e069      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d10b      	bne.n	8005cb8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005cb6:	e059      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d152      	bne.n	8005d66 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
 8005cc2:	2b22      	cmp	r3, #34	@ 0x22
 8005cc4:	d10d      	bne.n	8005ce2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cd4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005ce0:	e044      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d015      	beq.n	8005d18 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b21      	cmp	r3, #33	@ 0x21
 8005cf0:	d112      	bne.n	8005d18 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	781a      	ldrb	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d16:	e029      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d124      	bne.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
 8005d24:	2b21      	cmp	r3, #33	@ 0x21
 8005d26:	d121      	bne.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d36:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff fe40 	bl	80059e4 <HAL_I2C_MemTxCpltCallback>
}
 8005d64:	e002      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fe ff0e 	bl	8004b88 <I2C_Flush_DR>
}
 8005d6c:	bf00      	nop
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b22      	cmp	r3, #34	@ 0x22
 8005d86:	f040 80b9 	bne.w	8005efc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2b03      	cmp	r3, #3
 8005d9c:	d921      	bls.n	8005de2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691a      	ldr	r2, [r3, #16]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db0:	1c5a      	adds	r2, r3, #1
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	2b03      	cmp	r3, #3
 8005dcc:	f040 8096 	bne.w	8005efc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dde:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005de0:	e08c      	b.n	8005efc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d07f      	beq.n	8005eea <I2C_MasterReceive_RXNE+0x176>
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d002      	beq.n	8005df6 <I2C_MasterReceive_RXNE+0x82>
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d179      	bne.n	8005eea <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f001 fd3a 	bl	8007870 <I2C_WaitOnSTOPRequestThroughIT>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d14c      	bne.n	8005e9c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e10:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	685a      	ldr	r2, [r3, #4]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e20:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	1c5a      	adds	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b40      	cmp	r3, #64	@ 0x40
 8005e5a:	d10a      	bne.n	8005e72 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7fd fc60 	bl	8003730 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e70:	e044      	b.n	8005efc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b08      	cmp	r3, #8
 8005e7e:	d002      	beq.n	8005e86 <I2C_MasterReceive_RXNE+0x112>
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d103      	bne.n	8005e8e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e8c:	e002      	b.n	8005e94 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2212      	movs	r2, #18
 8005e92:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff fd6f 	bl	8005978 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e9a:	e02f      	b.n	8005efc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005eaa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	691a      	ldr	r2, [r3, #16]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebe:	1c5a      	adds	r2, r3, #1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff fd88 	bl	80059f8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ee8:	e008      	b.n	8005efc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef8:	605a      	str	r2, [r3, #4]
}
 8005efa:	e7ff      	b.n	8005efc <I2C_MasterReceive_RXNE+0x188>
 8005efc:	bf00      	nop
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f10:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	2b04      	cmp	r3, #4
 8005f1a:	d11b      	bne.n	8005f54 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f2a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	691a      	ldr	r2, [r3, #16]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005f52:	e0c4      	b.n	80060de <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2b03      	cmp	r3, #3
 8005f5c:	d129      	bne.n	8005fb2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f6c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d00a      	beq.n	8005f8a <I2C_MasterReceive_BTF+0x86>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d007      	beq.n	8005f8a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f88:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	691a      	ldr	r2, [r3, #16]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	b2d2      	uxtb	r2, r2
 8005f96:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005fb0:	e095      	b.n	80060de <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d17d      	bne.n	80060b8 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d002      	beq.n	8005fc8 <I2C_MasterReceive_BTF+0xc4>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2b10      	cmp	r3, #16
 8005fc6:	d108      	bne.n	8005fda <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	e016      	b.n	8006008 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d002      	beq.n	8005fe6 <I2C_MasterReceive_BTF+0xe2>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d108      	bne.n	8005ff8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	e007      	b.n	8006008 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006006:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	691a      	ldr	r2, [r3, #16]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006012:	b2d2      	uxtb	r2, r2
 8006014:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	1c5a      	adds	r2, r3, #1
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006024:	b29b      	uxth	r3, r3
 8006026:	3b01      	subs	r3, #1
 8006028:	b29a      	uxth	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006038:	b2d2      	uxtb	r2, r2
 800603a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006040:	1c5a      	adds	r2, r3, #1
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800604a:	b29b      	uxth	r3, r3
 800604c:	3b01      	subs	r3, #1
 800604e:	b29a      	uxth	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006062:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b40      	cmp	r3, #64	@ 0x40
 8006076:	d10a      	bne.n	800608e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fd fb52 	bl	8003730 <HAL_I2C_MemRxCpltCallback>
}
 800608c:	e027      	b.n	80060de <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2b08      	cmp	r3, #8
 800609a:	d002      	beq.n	80060a2 <I2C_MasterReceive_BTF+0x19e>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2b20      	cmp	r3, #32
 80060a0:	d103      	bne.n	80060aa <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80060a8:	e002      	b.n	80060b0 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2212      	movs	r2, #18
 80060ae:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f7ff fc61 	bl	8005978 <HAL_I2C_MasterRxCpltCallback>
}
 80060b6:	e012      	b.n	80060de <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	691a      	ldr	r2, [r3, #16]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c2:	b2d2      	uxtb	r2, r2
 80060c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80060de:	bf00      	nop
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b40      	cmp	r3, #64	@ 0x40
 80060f8:	d117      	bne.n	800612a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d109      	bne.n	8006116 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006106:	b2db      	uxtb	r3, r3
 8006108:	461a      	mov	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006112:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006114:	e067      	b.n	80061e6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800611a:	b2db      	uxtb	r3, r3
 800611c:	f043 0301 	orr.w	r3, r3, #1
 8006120:	b2da      	uxtb	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	611a      	str	r2, [r3, #16]
}
 8006128:	e05d      	b.n	80061e6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006132:	d133      	bne.n	800619c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b21      	cmp	r3, #33	@ 0x21
 800613e:	d109      	bne.n	8006154 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006144:	b2db      	uxtb	r3, r3
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006150:	611a      	str	r2, [r3, #16]
 8006152:	e008      	b.n	8006166 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006158:	b2db      	uxtb	r3, r3
 800615a:	f043 0301 	orr.w	r3, r3, #1
 800615e:	b2da      	uxtb	r2, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800616a:	2b00      	cmp	r3, #0
 800616c:	d004      	beq.n	8006178 <I2C_Master_SB+0x92>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d108      	bne.n	800618a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617c:	2b00      	cmp	r3, #0
 800617e:	d032      	beq.n	80061e6 <I2C_Master_SB+0x100>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006186:	2b00      	cmp	r3, #0
 8006188:	d02d      	beq.n	80061e6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006198:	605a      	str	r2, [r3, #4]
}
 800619a:	e024      	b.n	80061e6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10e      	bne.n	80061c2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	11db      	asrs	r3, r3, #7
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	f003 0306 	and.w	r3, r3, #6
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	f063 030f 	orn	r3, r3, #15
 80061b8:	b2da      	uxtb	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	611a      	str	r2, [r3, #16]
}
 80061c0:	e011      	b.n	80061e6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d10d      	bne.n	80061e6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	11db      	asrs	r3, r3, #7
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	f003 0306 	and.w	r3, r3, #6
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	f063 030e 	orn	r3, r3, #14
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	611a      	str	r2, [r3, #16]
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620a:	2b00      	cmp	r3, #0
 800620c:	d004      	beq.n	8006218 <I2C_Master_ADD10+0x26>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006214:	2b00      	cmp	r3, #0
 8006216:	d108      	bne.n	800622a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00c      	beq.n	800623a <I2C_Master_ADD10+0x48>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	2b00      	cmp	r3, #0
 8006228:	d007      	beq.n	800623a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	685a      	ldr	r2, [r3, #4]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006238:	605a      	str	r2, [r3, #4]
  }
}
 800623a:	bf00      	nop
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006246:	b480      	push	{r7}
 8006248:	b091      	sub	sp, #68	@ 0x44
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006254:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006262:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b22      	cmp	r3, #34	@ 0x22
 800626e:	f040 8169 	bne.w	8006544 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006276:	2b00      	cmp	r3, #0
 8006278:	d10f      	bne.n	800629a <I2C_Master_ADDR+0x54>
 800627a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800627e:	2b40      	cmp	r3, #64	@ 0x40
 8006280:	d10b      	bne.n	800629a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006282:	2300      	movs	r3, #0
 8006284:	633b      	str	r3, [r7, #48]	@ 0x30
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	633b      	str	r3, [r7, #48]	@ 0x30
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	633b      	str	r3, [r7, #48]	@ 0x30
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	e160      	b.n	800655c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d11d      	bne.n	80062de <I2C_Master_ADDR+0x98>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80062aa:	d118      	bne.n	80062de <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ac:	2300      	movs	r3, #0
 80062ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062d0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	651a      	str	r2, [r3, #80]	@ 0x50
 80062dc:	e13e      	b.n	800655c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d113      	bne.n	8006310 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e8:	2300      	movs	r3, #0
 80062ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800630c:	601a      	str	r2, [r3, #0]
 800630e:	e115      	b.n	800653c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006314:	b29b      	uxth	r3, r3
 8006316:	2b01      	cmp	r3, #1
 8006318:	f040 808a 	bne.w	8006430 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800631c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006322:	d137      	bne.n	8006394 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006332:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800633e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006342:	d113      	bne.n	800636c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006352:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006354:	2300      	movs	r3, #0
 8006356:	627b      	str	r3, [r7, #36]	@ 0x24
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	695b      	ldr	r3, [r3, #20]
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	627b      	str	r3, [r7, #36]	@ 0x24
 8006368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636a:	e0e7      	b.n	800653c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636c:	2300      	movs	r3, #0
 800636e:	623b      	str	r3, [r7, #32]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	623b      	str	r3, [r7, #32]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	623b      	str	r3, [r7, #32]
 8006380:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	e0d3      	b.n	800653c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006396:	2b08      	cmp	r3, #8
 8006398:	d02e      	beq.n	80063f8 <I2C_Master_ADDR+0x1b2>
 800639a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800639c:	2b20      	cmp	r3, #32
 800639e:	d02b      	beq.n	80063f8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80063a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a2:	2b12      	cmp	r3, #18
 80063a4:	d102      	bne.n	80063ac <I2C_Master_ADDR+0x166>
 80063a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d125      	bne.n	80063f8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80063ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ae:	2b04      	cmp	r3, #4
 80063b0:	d00e      	beq.n	80063d0 <I2C_Master_ADDR+0x18a>
 80063b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	d00b      	beq.n	80063d0 <I2C_Master_ADDR+0x18a>
 80063b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ba:	2b10      	cmp	r3, #16
 80063bc:	d008      	beq.n	80063d0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	e007      	b.n	80063e0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80063de:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063e0:	2300      	movs	r3, #0
 80063e2:	61fb      	str	r3, [r7, #28]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	61fb      	str	r3, [r7, #28]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	61fb      	str	r3, [r7, #28]
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	e0a1      	b.n	800653c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006406:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006408:	2300      	movs	r3, #0
 800640a:	61bb      	str	r3, [r7, #24]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	61bb      	str	r3, [r7, #24]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	61bb      	str	r3, [r7, #24]
 800641c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800642c:	601a      	str	r2, [r3, #0]
 800642e:	e085      	b.n	800653c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d14d      	bne.n	80064d6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800643a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800643c:	2b04      	cmp	r3, #4
 800643e:	d016      	beq.n	800646e <I2C_Master_ADDR+0x228>
 8006440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006442:	2b02      	cmp	r3, #2
 8006444:	d013      	beq.n	800646e <I2C_Master_ADDR+0x228>
 8006446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006448:	2b10      	cmp	r3, #16
 800644a:	d010      	beq.n	800646e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800645a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800646a:	601a      	str	r2, [r3, #0]
 800646c:	e007      	b.n	800647e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800647c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006488:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800648c:	d117      	bne.n	80064be <I2C_Master_ADDR+0x278>
 800648e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006490:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006494:	d00b      	beq.n	80064ae <I2C_Master_ADDR+0x268>
 8006496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006498:	2b01      	cmp	r3, #1
 800649a:	d008      	beq.n	80064ae <I2C_Master_ADDR+0x268>
 800649c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649e:	2b08      	cmp	r3, #8
 80064a0:	d005      	beq.n	80064ae <I2C_Master_ADDR+0x268>
 80064a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a4:	2b10      	cmp	r3, #16
 80064a6:	d002      	beq.n	80064ae <I2C_Master_ADDR+0x268>
 80064a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064aa:	2b20      	cmp	r3, #32
 80064ac:	d107      	bne.n	80064be <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064bc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064be:	2300      	movs	r3, #0
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	617b      	str	r3, [r7, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	617b      	str	r3, [r7, #20]
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	e032      	b.n	800653c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064e4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064f4:	d117      	bne.n	8006526 <I2C_Master_ADDR+0x2e0>
 80064f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80064fc:	d00b      	beq.n	8006516 <I2C_Master_ADDR+0x2d0>
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	2b01      	cmp	r3, #1
 8006502:	d008      	beq.n	8006516 <I2C_Master_ADDR+0x2d0>
 8006504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006506:	2b08      	cmp	r3, #8
 8006508:	d005      	beq.n	8006516 <I2C_Master_ADDR+0x2d0>
 800650a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650c:	2b10      	cmp	r3, #16
 800650e:	d002      	beq.n	8006516 <I2C_Master_ADDR+0x2d0>
 8006510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006512:	2b20      	cmp	r3, #32
 8006514:	d107      	bne.n	8006526 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	685a      	ldr	r2, [r3, #4]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006524:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006526:	2300      	movs	r3, #0
 8006528:	613b      	str	r3, [r7, #16]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	613b      	str	r3, [r7, #16]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	699b      	ldr	r3, [r3, #24]
 8006538:	613b      	str	r3, [r7, #16]
 800653a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006542:	e00b      	b.n	800655c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	60fb      	str	r3, [r7, #12]
 8006558:	68fb      	ldr	r3, [r7, #12]
}
 800655a:	e7ff      	b.n	800655c <I2C_Master_ADDR+0x316>
 800655c:	bf00      	nop
 800655e:	3744      	adds	r7, #68	@ 0x44
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006576:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800657c:	b29b      	uxth	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d02b      	beq.n	80065da <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	781a      	ldrb	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006592:	1c5a      	adds	r2, r3, #1
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800659c:	b29b      	uxth	r3, r3
 800659e:	3b01      	subs	r3, #1
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d114      	bne.n	80065da <I2C_SlaveTransmit_TXE+0x72>
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	2b29      	cmp	r3, #41	@ 0x29
 80065b4:	d111      	bne.n	80065da <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065c4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2221      	movs	r2, #33	@ 0x21
 80065ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2228      	movs	r2, #40	@ 0x28
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7ff f9d9 	bl	800598c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80065da:	bf00      	nop
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b083      	sub	sp, #12
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d011      	beq.n	8006618 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800660e:	b29b      	uxth	r3, r3
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006632:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d02c      	beq.n	8006698 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800665a:	b29b      	uxth	r3, r3
 800665c:	3b01      	subs	r3, #1
 800665e:	b29a      	uxth	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006668:	b29b      	uxth	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d114      	bne.n	8006698 <I2C_SlaveReceive_RXNE+0x74>
 800666e:	7bfb      	ldrb	r3, [r7, #15]
 8006670:	2b2a      	cmp	r3, #42	@ 0x2a
 8006672:	d111      	bne.n	8006698 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006682:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2222      	movs	r2, #34	@ 0x22
 8006688:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2228      	movs	r2, #40	@ 0x28
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7ff f984 	bl	80059a0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006698:	bf00      	nop
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d012      	beq.n	80066d8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	691a      	ldr	r2, [r3, #16]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066bc:	b2d2      	uxtb	r2, r2
 80066be:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c4:	1c5a      	adds	r2, r3, #1
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	3b01      	subs	r3, #1
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80066ee:	2300      	movs	r3, #0
 80066f0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80066fe:	2b28      	cmp	r3, #40	@ 0x28
 8006700:	d127      	bne.n	8006752 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006710:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	089b      	lsrs	r3, r3, #2
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800671e:	2301      	movs	r3, #1
 8006720:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	09db      	lsrs	r3, r3, #7
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d103      	bne.n	8006736 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	81bb      	strh	r3, [r7, #12]
 8006734:	e002      	b.n	800673c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006744:	89ba      	ldrh	r2, [r7, #12]
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	4619      	mov	r1, r3
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f7ff f932 	bl	80059b4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006750:	e00e      	b.n	8006770 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006752:	2300      	movs	r3, #0
 8006754:	60bb      	str	r3, [r7, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	60bb      	str	r3, [r7, #8]
 8006766:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006786:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006796:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006798:	2300      	movs	r3, #0
 800679a:	60bb      	str	r3, [r7, #8]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	60bb      	str	r3, [r7, #8]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0201 	orr.w	r2, r2, #1
 80067b2:	601a      	str	r2, [r3, #0]
 80067b4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067c4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067d4:	d172      	bne.n	80068bc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
 80067d8:	2b22      	cmp	r3, #34	@ 0x22
 80067da:	d002      	beq.n	80067e2 <I2C_Slave_STOPF+0x6a>
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b2a      	cmp	r3, #42	@ 0x2a
 80067e0:	d135      	bne.n	800684e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d005      	beq.n	8006806 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	f043 0204 	orr.w	r2, r3, #4
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006814:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681a:	4618      	mov	r0, r3
 800681c:	f7fd fdb0 	bl	8004380 <HAL_DMA_GetState>
 8006820:	4603      	mov	r3, r0
 8006822:	2b01      	cmp	r3, #1
 8006824:	d049      	beq.n	80068ba <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800682a:	4a69      	ldr	r2, [pc, #420]	@ (80069d0 <I2C_Slave_STOPF+0x258>)
 800682c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006832:	4618      	mov	r0, r3
 8006834:	f7fd fbf8 	bl	8004028 <HAL_DMA_Abort_IT>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d03d      	beq.n	80068ba <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006848:	4610      	mov	r0, r2
 800684a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800684c:	e035      	b.n	80068ba <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	b29a      	uxth	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006860:	b29b      	uxth	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d005      	beq.n	8006872 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686a:	f043 0204 	orr.w	r2, r3, #4
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006880:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006886:	4618      	mov	r0, r3
 8006888:	f7fd fd7a 	bl	8004380 <HAL_DMA_GetState>
 800688c:	4603      	mov	r3, r0
 800688e:	2b01      	cmp	r3, #1
 8006890:	d014      	beq.n	80068bc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006896:	4a4e      	ldr	r2, [pc, #312]	@ (80069d0 <I2C_Slave_STOPF+0x258>)
 8006898:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800689e:	4618      	mov	r0, r3
 80068a0:	f7fd fbc2 	bl	8004028 <HAL_DMA_Abort_IT>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d008      	beq.n	80068bc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80068b4:	4610      	mov	r0, r2
 80068b6:	4798      	blx	r3
 80068b8:	e000      	b.n	80068bc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80068ba:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d03e      	beq.n	8006944 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b04      	cmp	r3, #4
 80068d2:	d112      	bne.n	80068fa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	691a      	ldr	r2, [r3, #16]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068de:	b2d2      	uxtb	r2, r2
 80068e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e6:	1c5a      	adds	r2, r3, #1
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006904:	2b40      	cmp	r3, #64	@ 0x40
 8006906:	d112      	bne.n	800692e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691a      	ldr	r2, [r3, #16]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006912:	b2d2      	uxtb	r2, r2
 8006914:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691a:	1c5a      	adds	r2, r3, #1
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006924:	b29b      	uxth	r3, r3
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b00      	cmp	r3, #0
 8006936:	d005      	beq.n	8006944 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693c:	f043 0204 	orr.w	r2, r3, #4
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	d003      	beq.n	8006954 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f8b7 	bl	8006ac0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006952:	e039      	b.n	80069c8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006954:	7bfb      	ldrb	r3, [r7, #15]
 8006956:	2b2a      	cmp	r3, #42	@ 0x2a
 8006958:	d109      	bne.n	800696e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2228      	movs	r2, #40	@ 0x28
 8006964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff f819 	bl	80059a0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006974:	b2db      	uxtb	r3, r3
 8006976:	2b28      	cmp	r3, #40	@ 0x28
 8006978:	d111      	bne.n	800699e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <I2C_Slave_STOPF+0x25c>)
 800697e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2220      	movs	r2, #32
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff f81a 	bl	80059d0 <HAL_I2C_ListenCpltCallback>
}
 800699c:	e014      	b.n	80069c8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a2:	2b22      	cmp	r3, #34	@ 0x22
 80069a4:	d002      	beq.n	80069ac <I2C_Slave_STOPF+0x234>
 80069a6:	7bfb      	ldrb	r3, [r7, #15]
 80069a8:	2b22      	cmp	r3, #34	@ 0x22
 80069aa:	d10d      	bne.n	80069c8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2220      	movs	r2, #32
 80069b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7fe ffec 	bl	80059a0 <HAL_I2C_SlaveRxCpltCallback>
}
 80069c8:	bf00      	nop
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	080073cd 	.word	0x080073cd
 80069d4:	ffff0000 	.word	0xffff0000

080069d8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069e6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ec:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b08      	cmp	r3, #8
 80069f2:	d002      	beq.n	80069fa <I2C_Slave_AF+0x22>
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b20      	cmp	r3, #32
 80069f8:	d129      	bne.n	8006a4e <I2C_Slave_AF+0x76>
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
 80069fc:	2b28      	cmp	r3, #40	@ 0x28
 80069fe:	d126      	bne.n	8006a4e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a2e      	ldr	r2, [pc, #184]	@ (8006abc <I2C_Slave_AF+0xe4>)
 8006a04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a14:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a1e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a2e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7fe ffc2 	bl	80059d0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006a4c:	e031      	b.n	8006ab2 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006a4e:	7bfb      	ldrb	r3, [r7, #15]
 8006a50:	2b21      	cmp	r3, #33	@ 0x21
 8006a52:	d129      	bne.n	8006aa8 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a19      	ldr	r2, [pc, #100]	@ (8006abc <I2C_Slave_AF+0xe4>)
 8006a58:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2221      	movs	r2, #33	@ 0x21
 8006a5e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a7e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a88:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a98:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f7fe f874 	bl	8004b88 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f7fe ff73 	bl	800598c <HAL_I2C_SlaveTxCpltCallback>
}
 8006aa6:	e004      	b.n	8006ab2 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ab0:	615a      	str	r2, [r3, #20]
}
 8006ab2:	bf00      	nop
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	ffff0000 	.word	0xffff0000

08006ac0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ace:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ad6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006ad8:	7bbb      	ldrb	r3, [r7, #14]
 8006ada:	2b10      	cmp	r3, #16
 8006adc:	d002      	beq.n	8006ae4 <I2C_ITError+0x24>
 8006ade:	7bbb      	ldrb	r3, [r7, #14]
 8006ae0:	2b40      	cmp	r3, #64	@ 0x40
 8006ae2:	d10a      	bne.n	8006afa <I2C_ITError+0x3a>
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
 8006ae6:	2b22      	cmp	r3, #34	@ 0x22
 8006ae8:	d107      	bne.n	8006afa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006af8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
 8006afc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006b00:	2b28      	cmp	r3, #40	@ 0x28
 8006b02:	d107      	bne.n	8006b14 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2228      	movs	r2, #40	@ 0x28
 8006b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006b12:	e015      	b.n	8006b40 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b22:	d00a      	beq.n	8006b3a <I2C_ITError+0x7a>
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b60      	cmp	r3, #96	@ 0x60
 8006b28:	d007      	beq.n	8006b3a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2220      	movs	r2, #32
 8006b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b4e:	d162      	bne.n	8006c16 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b5e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d020      	beq.n	8006bb0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b72:	4a6a      	ldr	r2, [pc, #424]	@ (8006d1c <I2C_ITError+0x25c>)
 8006b74:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7fd fa54 	bl	8004028 <HAL_DMA_Abort_IT>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 8089 	beq.w	8006c9a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 0201 	bic.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006baa:	4610      	mov	r0, r2
 8006bac:	4798      	blx	r3
 8006bae:	e074      	b.n	8006c9a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb4:	4a59      	ldr	r2, [pc, #356]	@ (8006d1c <I2C_ITError+0x25c>)
 8006bb6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7fd fa33 	bl	8004028 <HAL_DMA_Abort_IT>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d068      	beq.n	8006c9a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd2:	2b40      	cmp	r3, #64	@ 0x40
 8006bd4:	d10b      	bne.n	8006bee <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	691a      	ldr	r2, [r3, #16]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be0:	b2d2      	uxtb	r2, r2
 8006be2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be8:	1c5a      	adds	r2, r3, #1
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 0201 	bic.w	r2, r2, #1
 8006bfc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c10:	4610      	mov	r0, r2
 8006c12:	4798      	blx	r3
 8006c14:	e041      	b.n	8006c9a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b60      	cmp	r3, #96	@ 0x60
 8006c20:	d125      	bne.n	8006c6e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2220      	movs	r2, #32
 8006c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3a:	2b40      	cmp	r3, #64	@ 0x40
 8006c3c:	d10b      	bne.n	8006c56 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	691a      	ldr	r2, [r3, #16]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	b2d2      	uxtb	r2, r2
 8006c4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c50:	1c5a      	adds	r2, r3, #1
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f022 0201 	bic.w	r2, r2, #1
 8006c64:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f7fe fed0 	bl	8005a0c <HAL_I2C_AbortCpltCallback>
 8006c6c:	e015      	b.n	8006c9a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c78:	2b40      	cmp	r3, #64	@ 0x40
 8006c7a:	d10b      	bne.n	8006c94 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	691a      	ldr	r2, [r3, #16]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7fe feaf 	bl	80059f8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10e      	bne.n	8006cc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d109      	bne.n	8006cc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d104      	bne.n	8006cc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d007      	beq.n	8006cd8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006cd6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cde:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce4:	f003 0304 	and.w	r3, r3, #4
 8006ce8:	2b04      	cmp	r3, #4
 8006cea:	d113      	bne.n	8006d14 <I2C_ITError+0x254>
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	2b28      	cmp	r3, #40	@ 0x28
 8006cf0:	d110      	bne.n	8006d14 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8006d20 <I2C_ITError+0x260>)
 8006cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7fe fe5e 	bl	80059d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006d14:	bf00      	nop
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	080073cd 	.word	0x080073cd
 8006d20:	ffff0000 	.word	0xffff0000

08006d24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b088      	sub	sp, #32
 8006d28:	af02      	add	r7, sp, #8
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	607a      	str	r2, [r7, #4]
 8006d2e:	603b      	str	r3, [r7, #0]
 8006d30:	460b      	mov	r3, r1
 8006d32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d006      	beq.n	8006d4e <I2C_MasterRequestWrite+0x2a>
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d003      	beq.n	8006d4e <I2C_MasterRequestWrite+0x2a>
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d4c:	d108      	bne.n	8006d60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e00b      	b.n	8006d78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d64:	2b12      	cmp	r3, #18
 8006d66:	d107      	bne.n	8006d78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	9300      	str	r3, [sp, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 fbc9 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00d      	beq.n	8006dac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d9e:	d103      	bne.n	8006da8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006da6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e035      	b.n	8006e18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006db4:	d108      	bne.n	8006dc8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006db6:	897b      	ldrh	r3, [r7, #10]
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	461a      	mov	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006dc4:	611a      	str	r2, [r3, #16]
 8006dc6:	e01b      	b.n	8006e00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006dc8:	897b      	ldrh	r3, [r7, #10]
 8006dca:	11db      	asrs	r3, r3, #7
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	f003 0306 	and.w	r3, r3, #6
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	f063 030f 	orn	r3, r3, #15
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	490e      	ldr	r1, [pc, #56]	@ (8006e20 <I2C_MasterRequestWrite+0xfc>)
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f000 fc12 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d001      	beq.n	8006df6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e010      	b.n	8006e18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006df6:	897b      	ldrh	r3, [r7, #10]
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	4907      	ldr	r1, [pc, #28]	@ (8006e24 <I2C_MasterRequestWrite+0x100>)
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 fc02 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e000      	b.n	8006e18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	00010008 	.word	0x00010008
 8006e24:	00010002 	.word	0x00010002

08006e28 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b088      	sub	sp, #32
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	607a      	str	r2, [r7, #4]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	460b      	mov	r3, r1
 8006e36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e4c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	2b08      	cmp	r3, #8
 8006e52:	d006      	beq.n	8006e62 <I2C_MasterRequestRead+0x3a>
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d003      	beq.n	8006e62 <I2C_MasterRequestRead+0x3a>
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e60:	d108      	bne.n	8006e74 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	e00b      	b.n	8006e8c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e78:	2b11      	cmp	r3, #17
 8006e7a:	d107      	bne.n	8006e8c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 fb3f 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00d      	beq.n	8006ec0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eb2:	d103      	bne.n	8006ebc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006eba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e079      	b.n	8006fb4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ec8:	d108      	bne.n	8006edc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006eca:	897b      	ldrh	r3, [r7, #10]
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	f043 0301 	orr.w	r3, r3, #1
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	611a      	str	r2, [r3, #16]
 8006eda:	e05f      	b.n	8006f9c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006edc:	897b      	ldrh	r3, [r7, #10]
 8006ede:	11db      	asrs	r3, r3, #7
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	f003 0306 	and.w	r3, r3, #6
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	f063 030f 	orn	r3, r3, #15
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	4930      	ldr	r1, [pc, #192]	@ (8006fbc <I2C_MasterRequestRead+0x194>)
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fb88 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e054      	b.n	8006fb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f0a:	897b      	ldrh	r3, [r7, #10]
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	4929      	ldr	r1, [pc, #164]	@ (8006fc0 <I2C_MasterRequestRead+0x198>)
 8006f1a:	68f8      	ldr	r0, [r7, #12]
 8006f1c:	f000 fb78 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e044      	b.n	8006fb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	613b      	str	r3, [r7, #16]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f4e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f000 fadd 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00d      	beq.n	8006f84 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f76:	d103      	bne.n	8006f80 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f7e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e017      	b.n	8006fb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006f84:	897b      	ldrh	r3, [r7, #10]
 8006f86:	11db      	asrs	r3, r3, #7
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	f003 0306 	and.w	r3, r3, #6
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	f063 030e 	orn	r3, r3, #14
 8006f94:	b2da      	uxtb	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	4907      	ldr	r1, [pc, #28]	@ (8006fc0 <I2C_MasterRequestRead+0x198>)
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f000 fb34 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d001      	beq.n	8006fb2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e000      	b.n	8006fb4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	00010008 	.word	0x00010008
 8006fc0:	00010002 	.word	0x00010002

08006fc4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b088      	sub	sp, #32
 8006fc8:	af02      	add	r7, sp, #8
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	4608      	mov	r0, r1
 8006fce:	4611      	mov	r1, r2
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	817b      	strh	r3, [r7, #10]
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	813b      	strh	r3, [r7, #8]
 8006fda:	4613      	mov	r3, r2
 8006fdc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ffc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	2200      	movs	r2, #0
 8007006:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 fa86 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00d      	beq.n	8007032 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007024:	d103      	bne.n	800702e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800702c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e0aa      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007032:	897b      	ldrh	r3, [r7, #10]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	461a      	mov	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007040:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007044:	6a3a      	ldr	r2, [r7, #32]
 8007046:	4952      	ldr	r1, [pc, #328]	@ (8007190 <I2C_RequestMemoryRead+0x1cc>)
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f000 fae1 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d001      	beq.n	8007058 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e097      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007058:	2300      	movs	r3, #0
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	617b      	str	r3, [r7, #20]
 800706c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800706e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007070:	6a39      	ldr	r1, [r7, #32]
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 fb6c 	bl	8007750 <I2C_WaitOnTXEFlagUntilTimeout>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00d      	beq.n	800709a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007082:	2b04      	cmp	r3, #4
 8007084:	d107      	bne.n	8007096 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007094:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e076      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800709a:	88fb      	ldrh	r3, [r7, #6]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d105      	bne.n	80070ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070a0:	893b      	ldrh	r3, [r7, #8]
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	611a      	str	r2, [r3, #16]
 80070aa:	e021      	b.n	80070f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80070ac:	893b      	ldrh	r3, [r7, #8]
 80070ae:	0a1b      	lsrs	r3, r3, #8
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	b2da      	uxtb	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070bc:	6a39      	ldr	r1, [r7, #32]
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f000 fb46 	bl	8007750 <I2C_WaitOnTXEFlagUntilTimeout>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00d      	beq.n	80070e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d107      	bne.n	80070e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e050      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070e6:	893b      	ldrh	r3, [r7, #8]
 80070e8:	b2da      	uxtb	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f2:	6a39      	ldr	r1, [r7, #32]
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 fb2b 	bl	8007750 <I2C_WaitOnTXEFlagUntilTimeout>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00d      	beq.n	800711c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007104:	2b04      	cmp	r3, #4
 8007106:	d107      	bne.n	8007118 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007116:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e035      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800712a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800712c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712e:	9300      	str	r3, [sp, #0]
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	2200      	movs	r2, #0
 8007134:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 f9ef 	bl	800751c <I2C_WaitOnFlagUntilTimeout>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00d      	beq.n	8007160 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800714e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007152:	d103      	bne.n	800715c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800715a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e013      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007160:	897b      	ldrh	r3, [r7, #10]
 8007162:	b2db      	uxtb	r3, r3
 8007164:	f043 0301 	orr.w	r3, r3, #1
 8007168:	b2da      	uxtb	r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	6a3a      	ldr	r2, [r7, #32]
 8007174:	4906      	ldr	r1, [pc, #24]	@ (8007190 <I2C_RequestMemoryRead+0x1cc>)
 8007176:	68f8      	ldr	r0, [r7, #12]
 8007178:	f000 fa4a 	bl	8007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e000      	b.n	8007188 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	4618      	mov	r0, r3
 800718a:	3718      	adds	r7, #24
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	00010002 	.word	0x00010002

08007194 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071a8:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071b0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80071c6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071d4:	2200      	movs	r2, #0
 80071d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	2200      	movs	r2, #0
 80071e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80071e8:	7cfb      	ldrb	r3, [r7, #19]
 80071ea:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80071ee:	2b21      	cmp	r3, #33	@ 0x21
 80071f0:	d007      	beq.n	8007202 <I2C_DMAXferCplt+0x6e>
 80071f2:	7cfb      	ldrb	r3, [r7, #19]
 80071f4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80071f8:	2b22      	cmp	r3, #34	@ 0x22
 80071fa:	d131      	bne.n	8007260 <I2C_DMAXferCplt+0xcc>
 80071fc:	7cbb      	ldrb	r3, [r7, #18]
 80071fe:	2b20      	cmp	r3, #32
 8007200:	d12e      	bne.n	8007260 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007210:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	2200      	movs	r2, #0
 8007216:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007218:	7cfb      	ldrb	r3, [r7, #19]
 800721a:	2b29      	cmp	r3, #41	@ 0x29
 800721c:	d10a      	bne.n	8007234 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2221      	movs	r2, #33	@ 0x21
 8007222:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2228      	movs	r2, #40	@ 0x28
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800722c:	6978      	ldr	r0, [r7, #20]
 800722e:	f7fe fbad 	bl	800598c <HAL_I2C_SlaveTxCpltCallback>
 8007232:	e00c      	b.n	800724e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007234:	7cfb      	ldrb	r3, [r7, #19]
 8007236:	2b2a      	cmp	r3, #42	@ 0x2a
 8007238:	d109      	bne.n	800724e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2222      	movs	r2, #34	@ 0x22
 800723e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	2228      	movs	r2, #40	@ 0x28
 8007244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007248:	6978      	ldr	r0, [r7, #20]
 800724a:	f7fe fba9 	bl	80059a0 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685a      	ldr	r2, [r3, #4]
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800725c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800725e:	e074      	b.n	800734a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007266:	b2db      	uxtb	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	d06e      	beq.n	800734a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007270:	b29b      	uxth	r3, r3
 8007272:	2b01      	cmp	r3, #1
 8007274:	d107      	bne.n	8007286 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007284:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007294:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800729c:	d009      	beq.n	80072b2 <I2C_DMAXferCplt+0x11e>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2b08      	cmp	r3, #8
 80072a2:	d006      	beq.n	80072b2 <I2C_DMAXferCplt+0x11e>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80072aa:	d002      	beq.n	80072b2 <I2C_DMAXferCplt+0x11e>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2b20      	cmp	r3, #32
 80072b0:	d107      	bne.n	80072c2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072c0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	685a      	ldr	r2, [r3, #4]
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80072d0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685a      	ldr	r2, [r3, #4]
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072e0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	2200      	movs	r2, #0
 80072e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80072f0:	6978      	ldr	r0, [r7, #20]
 80072f2:	f7fe fb81 	bl	80059f8 <HAL_I2C_ErrorCallback>
}
 80072f6:	e028      	b.n	800734a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b40      	cmp	r3, #64	@ 0x40
 800730a:	d10a      	bne.n	8007322 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	2200      	movs	r2, #0
 8007310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2200      	movs	r2, #0
 8007318:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800731a:	6978      	ldr	r0, [r7, #20]
 800731c:	f7fc fa08 	bl	8003730 <HAL_I2C_MemRxCpltCallback>
}
 8007320:	e013      	b.n	800734a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2b08      	cmp	r3, #8
 800732e:	d002      	beq.n	8007336 <I2C_DMAXferCplt+0x1a2>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2b20      	cmp	r3, #32
 8007334:	d103      	bne.n	800733e <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	2200      	movs	r2, #0
 800733a:	631a      	str	r2, [r3, #48]	@ 0x30
 800733c:	e002      	b.n	8007344 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	2212      	movs	r2, #18
 8007342:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007344:	6978      	ldr	r0, [r7, #20]
 8007346:	f7fe fb17 	bl	8005978 <HAL_I2C_MasterRxCpltCallback>
}
 800734a:	bf00      	nop
 800734c:	3718      	adds	r7, #24
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736c:	2200      	movs	r2, #0
 800736e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007374:	2b00      	cmp	r3, #0
 8007376:	d003      	beq.n	8007380 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737c:	2200      	movs	r2, #0
 800737e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7fd f80b 	bl	800439c <HAL_DMA_GetError>
 8007386:	4603      	mov	r3, r0
 8007388:	2b02      	cmp	r3, #2
 800738a:	d01b      	beq.n	80073c4 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800739a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b6:	f043 0210 	orr.w	r2, r3, #16
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f7fe fb1a 	bl	80059f8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80073c4:	bf00      	nop
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073dc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073e4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80073e6:	4b4b      	ldr	r3, [pc, #300]	@ (8007514 <I2C_DMAAbort+0x148>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	08db      	lsrs	r3, r3, #3
 80073ec:	4a4a      	ldr	r2, [pc, #296]	@ (8007518 <I2C_DMAAbort+0x14c>)
 80073ee:	fba2 2303 	umull	r2, r3, r2, r3
 80073f2:	0a1a      	lsrs	r2, r3, #8
 80073f4:	4613      	mov	r3, r2
 80073f6:	009b      	lsls	r3, r3, #2
 80073f8:	4413      	add	r3, r2
 80073fa:	00da      	lsls	r2, r3, #3
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d106      	bne.n	8007414 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740a:	f043 0220 	orr.w	r2, r3, #32
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007412:	e00a      	b.n	800742a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	3b01      	subs	r3, #1
 8007418:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007424:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007428:	d0ea      	beq.n	8007400 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800742e:	2b00      	cmp	r3, #0
 8007430:	d003      	beq.n	800743a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007436:	2200      	movs	r2, #0
 8007438:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007446:	2200      	movs	r2, #0
 8007448:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007458:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2200      	movs	r2, #0
 800745e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800746c:	2200      	movs	r2, #0
 800746e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007474:	2b00      	cmp	r3, #0
 8007476:	d003      	beq.n	8007480 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747c:	2200      	movs	r2, #0
 800747e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 0201 	bic.w	r2, r2, #1
 800748e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b60      	cmp	r3, #96	@ 0x60
 800749a:	d10e      	bne.n	80074ba <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	2220      	movs	r2, #32
 80074a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2200      	movs	r2, #0
 80074b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80074b2:	6978      	ldr	r0, [r7, #20]
 80074b4:	f7fe faaa 	bl	8005a0c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80074b8:	e027      	b.n	800750a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80074ba:	7cfb      	ldrb	r3, [r7, #19]
 80074bc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80074c0:	2b28      	cmp	r3, #40	@ 0x28
 80074c2:	d117      	bne.n	80074f4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0201 	orr.w	r2, r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80074e2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	2200      	movs	r2, #0
 80074e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2228      	movs	r2, #40	@ 0x28
 80074ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80074f2:	e007      	b.n	8007504 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	2220      	movs	r2, #32
 80074f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007504:	6978      	ldr	r0, [r7, #20]
 8007506:	f7fe fa77 	bl	80059f8 <HAL_I2C_ErrorCallback>
}
 800750a:	bf00      	nop
 800750c:	3718      	adds	r7, #24
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	20000008 	.word	0x20000008
 8007518:	14f8b589 	.word	0x14f8b589

0800751c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	603b      	str	r3, [r7, #0]
 8007528:	4613      	mov	r3, r2
 800752a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800752c:	e048      	b.n	80075c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007534:	d044      	beq.n	80075c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007536:	f7fc fabf 	bl	8003ab8 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	429a      	cmp	r2, r3
 8007544:	d302      	bcc.n	800754c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d139      	bne.n	80075c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	0c1b      	lsrs	r3, r3, #16
 8007550:	b2db      	uxtb	r3, r3
 8007552:	2b01      	cmp	r3, #1
 8007554:	d10d      	bne.n	8007572 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	43da      	mvns	r2, r3
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	4013      	ands	r3, r2
 8007562:	b29b      	uxth	r3, r3
 8007564:	2b00      	cmp	r3, #0
 8007566:	bf0c      	ite	eq
 8007568:	2301      	moveq	r3, #1
 800756a:	2300      	movne	r3, #0
 800756c:	b2db      	uxtb	r3, r3
 800756e:	461a      	mov	r2, r3
 8007570:	e00c      	b.n	800758c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	43da      	mvns	r2, r3
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	4013      	ands	r3, r2
 800757e:	b29b      	uxth	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	bf0c      	ite	eq
 8007584:	2301      	moveq	r3, #1
 8007586:	2300      	movne	r3, #0
 8007588:	b2db      	uxtb	r3, r3
 800758a:	461a      	mov	r2, r3
 800758c:	79fb      	ldrb	r3, [r7, #7]
 800758e:	429a      	cmp	r2, r3
 8007590:	d116      	bne.n	80075c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2220      	movs	r2, #32
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ac:	f043 0220 	orr.w	r2, r3, #32
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e023      	b.n	8007608 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	0c1b      	lsrs	r3, r3, #16
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d10d      	bne.n	80075e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	695b      	ldr	r3, [r3, #20]
 80075d0:	43da      	mvns	r2, r3
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	4013      	ands	r3, r2
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	2b00      	cmp	r3, #0
 80075da:	bf0c      	ite	eq
 80075dc:	2301      	moveq	r3, #1
 80075de:	2300      	movne	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	461a      	mov	r2, r3
 80075e4:	e00c      	b.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	43da      	mvns	r2, r3
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	4013      	ands	r3, r2
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	bf0c      	ite	eq
 80075f8:	2301      	moveq	r3, #1
 80075fa:	2300      	movne	r3, #0
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	461a      	mov	r2, r3
 8007600:	79fb      	ldrb	r3, [r7, #7]
 8007602:	429a      	cmp	r2, r3
 8007604:	d093      	beq.n	800752e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
 800761c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800761e:	e071      	b.n	8007704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800762a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800762e:	d123      	bne.n	8007678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800763e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007648:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2220      	movs	r2, #32
 8007654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	f043 0204 	orr.w	r2, r3, #4
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e067      	b.n	8007748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800767e:	d041      	beq.n	8007704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007680:	f7fc fa1a 	bl	8003ab8 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	429a      	cmp	r2, r3
 800768e:	d302      	bcc.n	8007696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d136      	bne.n	8007704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	0c1b      	lsrs	r3, r3, #16
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b01      	cmp	r3, #1
 800769e:	d10c      	bne.n	80076ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	695b      	ldr	r3, [r3, #20]
 80076a6:	43da      	mvns	r2, r3
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	4013      	ands	r3, r2
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	bf14      	ite	ne
 80076b2:	2301      	movne	r3, #1
 80076b4:	2300      	moveq	r3, #0
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	e00b      	b.n	80076d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	43da      	mvns	r2, r3
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	4013      	ands	r3, r2
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bf14      	ite	ne
 80076cc:	2301      	movne	r3, #1
 80076ce:	2300      	moveq	r3, #0
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d016      	beq.n	8007704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2220      	movs	r2, #32
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f0:	f043 0220 	orr.w	r2, r3, #32
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e021      	b.n	8007748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	0c1b      	lsrs	r3, r3, #16
 8007708:	b2db      	uxtb	r3, r3
 800770a:	2b01      	cmp	r3, #1
 800770c:	d10c      	bne.n	8007728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	695b      	ldr	r3, [r3, #20]
 8007714:	43da      	mvns	r2, r3
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	4013      	ands	r3, r2
 800771a:	b29b      	uxth	r3, r3
 800771c:	2b00      	cmp	r3, #0
 800771e:	bf14      	ite	ne
 8007720:	2301      	movne	r3, #1
 8007722:	2300      	moveq	r3, #0
 8007724:	b2db      	uxtb	r3, r3
 8007726:	e00b      	b.n	8007740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	43da      	mvns	r2, r3
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	4013      	ands	r3, r2
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	bf14      	ite	ne
 800773a:	2301      	movne	r3, #1
 800773c:	2300      	moveq	r3, #0
 800773e:	b2db      	uxtb	r3, r3
 8007740:	2b00      	cmp	r3, #0
 8007742:	f47f af6d 	bne.w	8007620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800775c:	e034      	b.n	80077c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	f000 f915 	bl	800798e <I2C_IsAcknowledgeFailed>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d001      	beq.n	800776e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e034      	b.n	80077d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007774:	d028      	beq.n	80077c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007776:	f7fc f99f 	bl	8003ab8 <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	429a      	cmp	r2, r3
 8007784:	d302      	bcc.n	800778c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d11d      	bne.n	80077c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007796:	2b80      	cmp	r3, #128	@ 0x80
 8007798:	d016      	beq.n	80077c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2220      	movs	r2, #32
 80077a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b4:	f043 0220 	orr.w	r2, r3, #32
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e007      	b.n	80077d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d2:	2b80      	cmp	r3, #128	@ 0x80
 80077d4:	d1c3      	bne.n	800775e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3710      	adds	r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077ec:	e034      	b.n	8007858 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 f8cd 	bl	800798e <I2C_IsAcknowledgeFailed>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e034      	b.n	8007868 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007804:	d028      	beq.n	8007858 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007806:	f7fc f957 	bl	8003ab8 <HAL_GetTick>
 800780a:	4602      	mov	r2, r0
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	68ba      	ldr	r2, [r7, #8]
 8007812:	429a      	cmp	r2, r3
 8007814:	d302      	bcc.n	800781c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d11d      	bne.n	8007858 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	f003 0304 	and.w	r3, r3, #4
 8007826:	2b04      	cmp	r3, #4
 8007828:	d016      	beq.n	8007858 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2220      	movs	r2, #32
 8007834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007844:	f043 0220 	orr.w	r2, r3, #32
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e007      	b.n	8007868 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	f003 0304 	and.w	r3, r3, #4
 8007862:	2b04      	cmp	r3, #4
 8007864:	d1c3      	bne.n	80077ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007878:	2300      	movs	r3, #0
 800787a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800787c:	4b13      	ldr	r3, [pc, #76]	@ (80078cc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	08db      	lsrs	r3, r3, #3
 8007882:	4a13      	ldr	r2, [pc, #76]	@ (80078d0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007884:	fba2 2303 	umull	r2, r3, r2, r3
 8007888:	0a1a      	lsrs	r2, r3, #8
 800788a:	4613      	mov	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	4413      	add	r3, r2
 8007890:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	3b01      	subs	r3, #1
 8007896:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d107      	bne.n	80078ae <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a2:	f043 0220 	orr.w	r2, r3, #32
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80078aa:	2301      	movs	r3, #1
 80078ac:	e008      	b.n	80078c0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078bc:	d0e9      	beq.n	8007892 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3714      	adds	r7, #20
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	20000008 	.word	0x20000008
 80078d0:	14f8b589 	.word	0x14f8b589

080078d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078e0:	e049      	b.n	8007976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	f003 0310 	and.w	r3, r3, #16
 80078ec:	2b10      	cmp	r3, #16
 80078ee:	d119      	bne.n	8007924 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f06f 0210 	mvn.w	r2, #16
 80078f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2220      	movs	r2, #32
 8007904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e030      	b.n	8007986 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007924:	f7fc f8c8 	bl	8003ab8 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	429a      	cmp	r2, r3
 8007932:	d302      	bcc.n	800793a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d11d      	bne.n	8007976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007944:	2b40      	cmp	r3, #64	@ 0x40
 8007946:	d016      	beq.n	8007976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	f043 0220 	orr.w	r2, r3, #32
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e007      	b.n	8007986 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	695b      	ldr	r3, [r3, #20]
 800797c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007980:	2b40      	cmp	r3, #64	@ 0x40
 8007982:	d1ae      	bne.n	80078e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079a4:	d11b      	bne.n	80079de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80079ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ca:	f043 0204 	orr.w	r2, r3, #4
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e000      	b.n	80079e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80079fc:	d103      	bne.n	8007a06 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007a04:	e007      	b.n	8007a16 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007a0e:	d102      	bne.n	8007a16 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2208      	movs	r2, #8
 8007a14:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007a16:	bf00      	nop
 8007a18:	370c      	adds	r7, #12
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
	...

08007a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d101      	bne.n	8007a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	e0cc      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a38:	4b68      	ldr	r3, [pc, #416]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 030f 	and.w	r3, r3, #15
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d90c      	bls.n	8007a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a46:	4b65      	ldr	r3, [pc, #404]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	b2d2      	uxtb	r2, r2
 8007a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4e:	4b63      	ldr	r3, [pc, #396]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 030f 	and.w	r3, r3, #15
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d001      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e0b8      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d020      	beq.n	8007aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0304 	and.w	r3, r3, #4
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d005      	beq.n	8007a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a78:	4b59      	ldr	r3, [pc, #356]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	4a58      	ldr	r2, [pc, #352]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d005      	beq.n	8007a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a90:	4b53      	ldr	r3, [pc, #332]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	4a52      	ldr	r2, [pc, #328]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a9c:	4b50      	ldr	r3, [pc, #320]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	494d      	ldr	r1, [pc, #308]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d044      	beq.n	8007b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d107      	bne.n	8007ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ac2:	4b47      	ldr	r3, [pc, #284]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d119      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e07f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d003      	beq.n	8007ae2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d107      	bne.n	8007af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d109      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e06f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007af2:	4b3b      	ldr	r3, [pc, #236]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 0302 	and.w	r3, r3, #2
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e067      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b02:	4b37      	ldr	r3, [pc, #220]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f023 0203 	bic.w	r2, r3, #3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	4934      	ldr	r1, [pc, #208]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b14:	f7fb ffd0 	bl	8003ab8 <HAL_GetTick>
 8007b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b1a:	e00a      	b.n	8007b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b1c:	f7fb ffcc 	bl	8003ab8 <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d901      	bls.n	8007b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	e04f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b32:	4b2b      	ldr	r3, [pc, #172]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f003 020c 	and.w	r2, r3, #12
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d1eb      	bne.n	8007b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b44:	4b25      	ldr	r3, [pc, #148]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 030f 	and.w	r3, r3, #15
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d20c      	bcs.n	8007b6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b52:	4b22      	ldr	r3, [pc, #136]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	b2d2      	uxtb	r2, r2
 8007b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b5a:	4b20      	ldr	r3, [pc, #128]	@ (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d001      	beq.n	8007b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e032      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0304 	and.w	r3, r3, #4
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d008      	beq.n	8007b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b78:	4b19      	ldr	r3, [pc, #100]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	4916      	ldr	r1, [pc, #88]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b86:	4313      	orrs	r3, r2
 8007b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d009      	beq.n	8007baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b96:	4b12      	ldr	r3, [pc, #72]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	691b      	ldr	r3, [r3, #16]
 8007ba2:	00db      	lsls	r3, r3, #3
 8007ba4:	490e      	ldr	r1, [pc, #56]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007baa:	f000 f855 	bl	8007c58 <HAL_RCC_GetSysClockFreq>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	091b      	lsrs	r3, r3, #4
 8007bb6:	f003 030f 	and.w	r3, r3, #15
 8007bba:	490a      	ldr	r1, [pc, #40]	@ (8007be4 <HAL_RCC_ClockConfig+0x1c0>)
 8007bbc:	5ccb      	ldrb	r3, [r1, r3]
 8007bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc2:	4a09      	ldr	r2, [pc, #36]	@ (8007be8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007bc6:	4b09      	ldr	r3, [pc, #36]	@ (8007bec <HAL_RCC_ClockConfig+0x1c8>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fb ff30 	bl	8003a30 <HAL_InitTick>

  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	40023c00 	.word	0x40023c00
 8007be0:	40023800 	.word	0x40023800
 8007be4:	0800abf4 	.word	0x0800abf4
 8007be8:	20000008 	.word	0x20000008
 8007bec:	2000000c 	.word	0x2000000c

08007bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bf4:	4b03      	ldr	r3, [pc, #12]	@ (8007c04 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000008 	.word	0x20000008

08007c08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c0c:	f7ff fff0 	bl	8007bf0 <HAL_RCC_GetHCLKFreq>
 8007c10:	4602      	mov	r2, r0
 8007c12:	4b05      	ldr	r3, [pc, #20]	@ (8007c28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	0a9b      	lsrs	r3, r3, #10
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	4903      	ldr	r1, [pc, #12]	@ (8007c2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c1e:	5ccb      	ldrb	r3, [r1, r3]
 8007c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40023800 	.word	0x40023800
 8007c2c:	0800ac04 	.word	0x0800ac04

08007c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c34:	f7ff ffdc 	bl	8007bf0 <HAL_RCC_GetHCLKFreq>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	4b05      	ldr	r3, [pc, #20]	@ (8007c50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	0b5b      	lsrs	r3, r3, #13
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	4903      	ldr	r1, [pc, #12]	@ (8007c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c46:	5ccb      	ldrb	r3, [r1, r3]
 8007c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40023800 	.word	0x40023800
 8007c54:	0800ac04 	.word	0x0800ac04

08007c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c5c:	b0ae      	sub	sp, #184	@ 0xb8
 8007c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c7e:	4bcb      	ldr	r3, [pc, #812]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f003 030c 	and.w	r3, r3, #12
 8007c86:	2b0c      	cmp	r3, #12
 8007c88:	f200 8206 	bhi.w	8008098 <HAL_RCC_GetSysClockFreq+0x440>
 8007c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c92:	bf00      	nop
 8007c94:	08007cc9 	.word	0x08007cc9
 8007c98:	08008099 	.word	0x08008099
 8007c9c:	08008099 	.word	0x08008099
 8007ca0:	08008099 	.word	0x08008099
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	08008099 	.word	0x08008099
 8007cac:	08008099 	.word	0x08008099
 8007cb0:	08008099 	.word	0x08008099
 8007cb4:	08007cd9 	.word	0x08007cd9
 8007cb8:	08008099 	.word	0x08008099
 8007cbc:	08008099 	.word	0x08008099
 8007cc0:	08008099 	.word	0x08008099
 8007cc4:	08007ec9 	.word	0x08007ec9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007cc8:	4bb9      	ldr	r3, [pc, #740]	@ (8007fb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8007cca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007cce:	e1e7      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cd0:	4bb8      	ldr	r3, [pc, #736]	@ (8007fb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007cd6:	e1e3      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cd8:	4bb4      	ldr	r3, [pc, #720]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ce0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ce4:	4bb1      	ldr	r3, [pc, #708]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d071      	beq.n	8007dd4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cf0:	4bae      	ldr	r3, [pc, #696]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	099b      	lsrs	r3, r3, #6
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cfc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007d00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d16:	4622      	mov	r2, r4
 8007d18:	462b      	mov	r3, r5
 8007d1a:	f04f 0000 	mov.w	r0, #0
 8007d1e:	f04f 0100 	mov.w	r1, #0
 8007d22:	0159      	lsls	r1, r3, #5
 8007d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d28:	0150      	lsls	r0, r2, #5
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4621      	mov	r1, r4
 8007d30:	1a51      	subs	r1, r2, r1
 8007d32:	6439      	str	r1, [r7, #64]	@ 0x40
 8007d34:	4629      	mov	r1, r5
 8007d36:	eb63 0301 	sbc.w	r3, r3, r1
 8007d3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d3c:	f04f 0200 	mov.w	r2, #0
 8007d40:	f04f 0300 	mov.w	r3, #0
 8007d44:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007d48:	4649      	mov	r1, r9
 8007d4a:	018b      	lsls	r3, r1, #6
 8007d4c:	4641      	mov	r1, r8
 8007d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d52:	4641      	mov	r1, r8
 8007d54:	018a      	lsls	r2, r1, #6
 8007d56:	4641      	mov	r1, r8
 8007d58:	1a51      	subs	r1, r2, r1
 8007d5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8007d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d64:	f04f 0200 	mov.w	r2, #0
 8007d68:	f04f 0300 	mov.w	r3, #0
 8007d6c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007d70:	4649      	mov	r1, r9
 8007d72:	00cb      	lsls	r3, r1, #3
 8007d74:	4641      	mov	r1, r8
 8007d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d7a:	4641      	mov	r1, r8
 8007d7c:	00ca      	lsls	r2, r1, #3
 8007d7e:	4610      	mov	r0, r2
 8007d80:	4619      	mov	r1, r3
 8007d82:	4603      	mov	r3, r0
 8007d84:	4622      	mov	r2, r4
 8007d86:	189b      	adds	r3, r3, r2
 8007d88:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d8a:	462b      	mov	r3, r5
 8007d8c:	460a      	mov	r2, r1
 8007d8e:	eb42 0303 	adc.w	r3, r2, r3
 8007d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	f04f 0300 	mov.w	r3, #0
 8007d9c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007da0:	4629      	mov	r1, r5
 8007da2:	024b      	lsls	r3, r1, #9
 8007da4:	4621      	mov	r1, r4
 8007da6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007daa:	4621      	mov	r1, r4
 8007dac:	024a      	lsls	r2, r1, #9
 8007dae:	4610      	mov	r0, r2
 8007db0:	4619      	mov	r1, r3
 8007db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007dc0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007dc4:	f7f8 fa8c 	bl	80002e0 <__aeabi_uldivmod>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4613      	mov	r3, r2
 8007dce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007dd2:	e067      	b.n	8007ea4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dd4:	4b75      	ldr	r3, [pc, #468]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	099b      	lsrs	r3, r3, #6
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007de0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007de4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007dee:	2300      	movs	r3, #0
 8007df0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007df2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007df6:	4622      	mov	r2, r4
 8007df8:	462b      	mov	r3, r5
 8007dfa:	f04f 0000 	mov.w	r0, #0
 8007dfe:	f04f 0100 	mov.w	r1, #0
 8007e02:	0159      	lsls	r1, r3, #5
 8007e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e08:	0150      	lsls	r0, r2, #5
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	4621      	mov	r1, r4
 8007e10:	1a51      	subs	r1, r2, r1
 8007e12:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007e14:	4629      	mov	r1, r5
 8007e16:	eb63 0301 	sbc.w	r3, r3, r1
 8007e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007e28:	4649      	mov	r1, r9
 8007e2a:	018b      	lsls	r3, r1, #6
 8007e2c:	4641      	mov	r1, r8
 8007e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e32:	4641      	mov	r1, r8
 8007e34:	018a      	lsls	r2, r1, #6
 8007e36:	4641      	mov	r1, r8
 8007e38:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e3c:	4649      	mov	r1, r9
 8007e3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e42:	f04f 0200 	mov.w	r2, #0
 8007e46:	f04f 0300 	mov.w	r3, #0
 8007e4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e56:	4692      	mov	sl, r2
 8007e58:	469b      	mov	fp, r3
 8007e5a:	4623      	mov	r3, r4
 8007e5c:	eb1a 0303 	adds.w	r3, sl, r3
 8007e60:	623b      	str	r3, [r7, #32]
 8007e62:	462b      	mov	r3, r5
 8007e64:	eb4b 0303 	adc.w	r3, fp, r3
 8007e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e6a:	f04f 0200 	mov.w	r2, #0
 8007e6e:	f04f 0300 	mov.w	r3, #0
 8007e72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007e76:	4629      	mov	r1, r5
 8007e78:	028b      	lsls	r3, r1, #10
 8007e7a:	4621      	mov	r1, r4
 8007e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e80:	4621      	mov	r1, r4
 8007e82:	028a      	lsls	r2, r1, #10
 8007e84:	4610      	mov	r0, r2
 8007e86:	4619      	mov	r1, r3
 8007e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e90:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007e96:	f7f8 fa23 	bl	80002e0 <__aeabi_uldivmod>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ea4:	4b41      	ldr	r3, [pc, #260]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	f003 0303 	and.w	r3, r3, #3
 8007eae:	3301      	adds	r3, #1
 8007eb0:	005b      	lsls	r3, r3, #1
 8007eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007eba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ec6:	e0eb      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ec8:	4b38      	ldr	r3, [pc, #224]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ed4:	4b35      	ldr	r3, [pc, #212]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d06b      	beq.n	8007fb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ee0:	4b32      	ldr	r3, [pc, #200]	@ (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	099b      	lsrs	r3, r3, #6
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007eea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007eec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef2:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ef8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007efc:	4622      	mov	r2, r4
 8007efe:	462b      	mov	r3, r5
 8007f00:	f04f 0000 	mov.w	r0, #0
 8007f04:	f04f 0100 	mov.w	r1, #0
 8007f08:	0159      	lsls	r1, r3, #5
 8007f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f0e:	0150      	lsls	r0, r2, #5
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	4621      	mov	r1, r4
 8007f16:	1a51      	subs	r1, r2, r1
 8007f18:	61b9      	str	r1, [r7, #24]
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	eb63 0301 	sbc.w	r3, r3, r1
 8007f20:	61fb      	str	r3, [r7, #28]
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007f2e:	4659      	mov	r1, fp
 8007f30:	018b      	lsls	r3, r1, #6
 8007f32:	4651      	mov	r1, sl
 8007f34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f38:	4651      	mov	r1, sl
 8007f3a:	018a      	lsls	r2, r1, #6
 8007f3c:	4651      	mov	r1, sl
 8007f3e:	ebb2 0801 	subs.w	r8, r2, r1
 8007f42:	4659      	mov	r1, fp
 8007f44:	eb63 0901 	sbc.w	r9, r3, r1
 8007f48:	f04f 0200 	mov.w	r2, #0
 8007f4c:	f04f 0300 	mov.w	r3, #0
 8007f50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f5c:	4690      	mov	r8, r2
 8007f5e:	4699      	mov	r9, r3
 8007f60:	4623      	mov	r3, r4
 8007f62:	eb18 0303 	adds.w	r3, r8, r3
 8007f66:	613b      	str	r3, [r7, #16]
 8007f68:	462b      	mov	r3, r5
 8007f6a:	eb49 0303 	adc.w	r3, r9, r3
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	f04f 0200 	mov.w	r2, #0
 8007f74:	f04f 0300 	mov.w	r3, #0
 8007f78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	024b      	lsls	r3, r1, #9
 8007f80:	4621      	mov	r1, r4
 8007f82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f86:	4621      	mov	r1, r4
 8007f88:	024a      	lsls	r2, r1, #9
 8007f8a:	4610      	mov	r0, r2
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f92:	2200      	movs	r2, #0
 8007f94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f96:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007f98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007f9c:	f7f8 f9a0 	bl	80002e0 <__aeabi_uldivmod>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007faa:	e065      	b.n	8008078 <HAL_RCC_GetSysClockFreq+0x420>
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	00f42400 	.word	0x00f42400
 8007fb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fb8:	4b3d      	ldr	r3, [pc, #244]	@ (80080b0 <HAL_RCC_GetSysClockFreq+0x458>)
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	099b      	lsrs	r3, r3, #6
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007fc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fca:	2300      	movs	r3, #0
 8007fcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007fd2:	4642      	mov	r2, r8
 8007fd4:	464b      	mov	r3, r9
 8007fd6:	f04f 0000 	mov.w	r0, #0
 8007fda:	f04f 0100 	mov.w	r1, #0
 8007fde:	0159      	lsls	r1, r3, #5
 8007fe0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fe4:	0150      	lsls	r0, r2, #5
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4641      	mov	r1, r8
 8007fec:	1a51      	subs	r1, r2, r1
 8007fee:	60b9      	str	r1, [r7, #8]
 8007ff0:	4649      	mov	r1, r9
 8007ff2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ff6:	60fb      	str	r3, [r7, #12]
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008004:	4659      	mov	r1, fp
 8008006:	018b      	lsls	r3, r1, #6
 8008008:	4651      	mov	r1, sl
 800800a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800800e:	4651      	mov	r1, sl
 8008010:	018a      	lsls	r2, r1, #6
 8008012:	4651      	mov	r1, sl
 8008014:	1a54      	subs	r4, r2, r1
 8008016:	4659      	mov	r1, fp
 8008018:	eb63 0501 	sbc.w	r5, r3, r1
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	f04f 0300 	mov.w	r3, #0
 8008024:	00eb      	lsls	r3, r5, #3
 8008026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800802a:	00e2      	lsls	r2, r4, #3
 800802c:	4614      	mov	r4, r2
 800802e:	461d      	mov	r5, r3
 8008030:	4643      	mov	r3, r8
 8008032:	18e3      	adds	r3, r4, r3
 8008034:	603b      	str	r3, [r7, #0]
 8008036:	464b      	mov	r3, r9
 8008038:	eb45 0303 	adc.w	r3, r5, r3
 800803c:	607b      	str	r3, [r7, #4]
 800803e:	f04f 0200 	mov.w	r2, #0
 8008042:	f04f 0300 	mov.w	r3, #0
 8008046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800804a:	4629      	mov	r1, r5
 800804c:	028b      	lsls	r3, r1, #10
 800804e:	4621      	mov	r1, r4
 8008050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008054:	4621      	mov	r1, r4
 8008056:	028a      	lsls	r2, r1, #10
 8008058:	4610      	mov	r0, r2
 800805a:	4619      	mov	r1, r3
 800805c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008060:	2200      	movs	r2, #0
 8008062:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008064:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008066:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800806a:	f7f8 f939 	bl	80002e0 <__aeabi_uldivmod>
 800806e:	4602      	mov	r2, r0
 8008070:	460b      	mov	r3, r1
 8008072:	4613      	mov	r3, r2
 8008074:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008078:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	0f1b      	lsrs	r3, r3, #28
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8008086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800808a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800808e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008092:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008096:	e003      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008098:	4b06      	ldr	r3, [pc, #24]	@ (80080b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800809a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800809e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	37b8      	adds	r7, #184	@ 0xb8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080ae:	bf00      	nop
 80080b0:	40023800 	.word	0x40023800
 80080b4:	00f42400 	.word	0x00f42400

080080b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e28d      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f000 8083 	beq.w	80081de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80080d8:	4b94      	ldr	r3, [pc, #592]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f003 030c 	and.w	r3, r3, #12
 80080e0:	2b04      	cmp	r3, #4
 80080e2:	d019      	beq.n	8008118 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80080e4:	4b91      	ldr	r3, [pc, #580]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f003 030c 	and.w	r3, r3, #12
        || \
 80080ec:	2b08      	cmp	r3, #8
 80080ee:	d106      	bne.n	80080fe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80080f0:	4b8e      	ldr	r3, [pc, #568]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080fc:	d00c      	beq.n	8008118 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080fe:	4b8b      	ldr	r3, [pc, #556]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008106:	2b0c      	cmp	r3, #12
 8008108:	d112      	bne.n	8008130 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800810a:	4b88      	ldr	r3, [pc, #544]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008112:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008116:	d10b      	bne.n	8008130 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008118:	4b84      	ldr	r3, [pc, #528]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d05b      	beq.n	80081dc <HAL_RCC_OscConfig+0x124>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d157      	bne.n	80081dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e25a      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008138:	d106      	bne.n	8008148 <HAL_RCC_OscConfig+0x90>
 800813a:	4b7c      	ldr	r3, [pc, #496]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a7b      	ldr	r2, [pc, #492]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	e01d      	b.n	8008184 <HAL_RCC_OscConfig+0xcc>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008150:	d10c      	bne.n	800816c <HAL_RCC_OscConfig+0xb4>
 8008152:	4b76      	ldr	r3, [pc, #472]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a75      	ldr	r2, [pc, #468]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	4b73      	ldr	r3, [pc, #460]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a72      	ldr	r2, [pc, #456]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	e00b      	b.n	8008184 <HAL_RCC_OscConfig+0xcc>
 800816c:	4b6f      	ldr	r3, [pc, #444]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a6e      	ldr	r2, [pc, #440]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	4b6c      	ldr	r3, [pc, #432]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a6b      	ldr	r2, [pc, #428]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800817e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d013      	beq.n	80081b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800818c:	f7fb fc94 	bl	8003ab8 <HAL_GetTick>
 8008190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008194:	f7fb fc90 	bl	8003ab8 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b64      	cmp	r3, #100	@ 0x64
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e21f      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a6:	4b61      	ldr	r3, [pc, #388]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0f0      	beq.n	8008194 <HAL_RCC_OscConfig+0xdc>
 80081b2:	e014      	b.n	80081de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b4:	f7fb fc80 	bl	8003ab8 <HAL_GetTick>
 80081b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081bc:	f7fb fc7c 	bl	8003ab8 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b64      	cmp	r3, #100	@ 0x64
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e20b      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ce:	4b57      	ldr	r3, [pc, #348]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1f0      	bne.n	80081bc <HAL_RCC_OscConfig+0x104>
 80081da:	e000      	b.n	80081de <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d06f      	beq.n	80082ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80081ea:	4b50      	ldr	r3, [pc, #320]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f003 030c 	and.w	r3, r3, #12
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d017      	beq.n	8008226 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80081f6:	4b4d      	ldr	r3, [pc, #308]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d105      	bne.n	800820e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008202:	4b4a      	ldr	r3, [pc, #296]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00b      	beq.n	8008226 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800820e:	4b47      	ldr	r3, [pc, #284]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008216:	2b0c      	cmp	r3, #12
 8008218:	d11c      	bne.n	8008254 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800821a:	4b44      	ldr	r3, [pc, #272]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d116      	bne.n	8008254 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008226:	4b41      	ldr	r3, [pc, #260]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <HAL_RCC_OscConfig+0x186>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	2b01      	cmp	r3, #1
 8008238:	d001      	beq.n	800823e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e1d3      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800823e:	4b3b      	ldr	r3, [pc, #236]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	00db      	lsls	r3, r3, #3
 800824c:	4937      	ldr	r1, [pc, #220]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800824e:	4313      	orrs	r3, r2
 8008250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008252:	e03a      	b.n	80082ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d020      	beq.n	800829e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800825c:	4b34      	ldr	r3, [pc, #208]	@ (8008330 <HAL_RCC_OscConfig+0x278>)
 800825e:	2201      	movs	r2, #1
 8008260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008262:	f7fb fc29 	bl	8003ab8 <HAL_GetTick>
 8008266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008268:	e008      	b.n	800827c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800826a:	f7fb fc25 	bl	8003ab8 <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d901      	bls.n	800827c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e1b4      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800827c:	4b2b      	ldr	r3, [pc, #172]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0302 	and.w	r3, r3, #2
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0f0      	beq.n	800826a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008288:	4b28      	ldr	r3, [pc, #160]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	00db      	lsls	r3, r3, #3
 8008296:	4925      	ldr	r1, [pc, #148]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008298:	4313      	orrs	r3, r2
 800829a:	600b      	str	r3, [r1, #0]
 800829c:	e015      	b.n	80082ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800829e:	4b24      	ldr	r3, [pc, #144]	@ (8008330 <HAL_RCC_OscConfig+0x278>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a4:	f7fb fc08 	bl	8003ab8 <HAL_GetTick>
 80082a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082aa:	e008      	b.n	80082be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082ac:	f7fb fc04 	bl	8003ab8 <HAL_GetTick>
 80082b0:	4602      	mov	r2, r0
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	1ad3      	subs	r3, r2, r3
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d901      	bls.n	80082be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e193      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082be:	4b1b      	ldr	r3, [pc, #108]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0302 	and.w	r3, r3, #2
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d1f0      	bne.n	80082ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0308 	and.w	r3, r3, #8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d036      	beq.n	8008344 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d016      	beq.n	800830c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082de:	4b15      	ldr	r3, [pc, #84]	@ (8008334 <HAL_RCC_OscConfig+0x27c>)
 80082e0:	2201      	movs	r2, #1
 80082e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e4:	f7fb fbe8 	bl	8003ab8 <HAL_GetTick>
 80082e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082ea:	e008      	b.n	80082fe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082ec:	f7fb fbe4 	bl	8003ab8 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d901      	bls.n	80082fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e173      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082fe:	4b0b      	ldr	r3, [pc, #44]	@ (800832c <HAL_RCC_OscConfig+0x274>)
 8008300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d0f0      	beq.n	80082ec <HAL_RCC_OscConfig+0x234>
 800830a:	e01b      	b.n	8008344 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800830c:	4b09      	ldr	r3, [pc, #36]	@ (8008334 <HAL_RCC_OscConfig+0x27c>)
 800830e:	2200      	movs	r2, #0
 8008310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7fb fbd1 	bl	8003ab8 <HAL_GetTick>
 8008316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008318:	e00e      	b.n	8008338 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800831a:	f7fb fbcd 	bl	8003ab8 <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	d907      	bls.n	8008338 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e15c      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
 800832c:	40023800 	.word	0x40023800
 8008330:	42470000 	.word	0x42470000
 8008334:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008338:	4b8a      	ldr	r3, [pc, #552]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800833a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1ea      	bne.n	800831a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f003 0304 	and.w	r3, r3, #4
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8097 	beq.w	8008480 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008352:	2300      	movs	r3, #0
 8008354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008356:	4b83      	ldr	r3, [pc, #524]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10f      	bne.n	8008382 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008362:	2300      	movs	r3, #0
 8008364:	60bb      	str	r3, [r7, #8]
 8008366:	4b7f      	ldr	r3, [pc, #508]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836a:	4a7e      	ldr	r2, [pc, #504]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800836c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008370:	6413      	str	r3, [r2, #64]	@ 0x40
 8008372:	4b7c      	ldr	r3, [pc, #496]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800837a:	60bb      	str	r3, [r7, #8]
 800837c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800837e:	2301      	movs	r3, #1
 8008380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008382:	4b79      	ldr	r3, [pc, #484]	@ (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800838a:	2b00      	cmp	r3, #0
 800838c:	d118      	bne.n	80083c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800838e:	4b76      	ldr	r3, [pc, #472]	@ (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a75      	ldr	r2, [pc, #468]	@ (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800839a:	f7fb fb8d 	bl	8003ab8 <HAL_GetTick>
 800839e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083a0:	e008      	b.n	80083b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a2:	f7fb fb89 	bl	8003ab8 <HAL_GetTick>
 80083a6:	4602      	mov	r2, r0
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d901      	bls.n	80083b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e118      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008568 <HAL_RCC_OscConfig+0x4b0>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d0f0      	beq.n	80083a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d106      	bne.n	80083d6 <HAL_RCC_OscConfig+0x31e>
 80083c8:	4b66      	ldr	r3, [pc, #408]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083cc:	4a65      	ldr	r2, [pc, #404]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ce:	f043 0301 	orr.w	r3, r3, #1
 80083d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80083d4:	e01c      	b.n	8008410 <HAL_RCC_OscConfig+0x358>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	2b05      	cmp	r3, #5
 80083dc:	d10c      	bne.n	80083f8 <HAL_RCC_OscConfig+0x340>
 80083de:	4b61      	ldr	r3, [pc, #388]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083e2:	4a60      	ldr	r2, [pc, #384]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083e4:	f043 0304 	orr.w	r3, r3, #4
 80083e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80083ea:	4b5e      	ldr	r3, [pc, #376]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083ee:	4a5d      	ldr	r2, [pc, #372]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083f0:	f043 0301 	orr.w	r3, r3, #1
 80083f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80083f6:	e00b      	b.n	8008410 <HAL_RCC_OscConfig+0x358>
 80083f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083fc:	4a59      	ldr	r2, [pc, #356]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083fe:	f023 0301 	bic.w	r3, r3, #1
 8008402:	6713      	str	r3, [r2, #112]	@ 0x70
 8008404:	4b57      	ldr	r3, [pc, #348]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008408:	4a56      	ldr	r2, [pc, #344]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800840a:	f023 0304 	bic.w	r3, r3, #4
 800840e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d015      	beq.n	8008444 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008418:	f7fb fb4e 	bl	8003ab8 <HAL_GetTick>
 800841c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800841e:	e00a      	b.n	8008436 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008420:	f7fb fb4a 	bl	8003ab8 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800842e:	4293      	cmp	r3, r2
 8008430:	d901      	bls.n	8008436 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e0d7      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008436:	4b4b      	ldr	r3, [pc, #300]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800843a:	f003 0302 	and.w	r3, r3, #2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0ee      	beq.n	8008420 <HAL_RCC_OscConfig+0x368>
 8008442:	e014      	b.n	800846e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008444:	f7fb fb38 	bl	8003ab8 <HAL_GetTick>
 8008448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800844a:	e00a      	b.n	8008462 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800844c:	f7fb fb34 	bl	8003ab8 <HAL_GetTick>
 8008450:	4602      	mov	r2, r0
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800845a:	4293      	cmp	r3, r2
 800845c:	d901      	bls.n	8008462 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e0c1      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008462:	4b40      	ldr	r3, [pc, #256]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008466:	f003 0302 	and.w	r3, r3, #2
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1ee      	bne.n	800844c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d105      	bne.n	8008480 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008474:	4b3b      	ldr	r3, [pc, #236]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008478:	4a3a      	ldr	r2, [pc, #232]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800847a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800847e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 80ad 	beq.w	80085e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800848a:	4b36      	ldr	r3, [pc, #216]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f003 030c 	and.w	r3, r3, #12
 8008492:	2b08      	cmp	r3, #8
 8008494:	d060      	beq.n	8008558 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	2b02      	cmp	r3, #2
 800849c:	d145      	bne.n	800852a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800849e:	4b33      	ldr	r3, [pc, #204]	@ (800856c <HAL_RCC_OscConfig+0x4b4>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a4:	f7fb fb08 	bl	8003ab8 <HAL_GetTick>
 80084a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084ac:	f7fb fb04 	bl	8003ab8 <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e093      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084be:	4b29      	ldr	r3, [pc, #164]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f0      	bne.n	80084ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	69da      	ldr	r2, [r3, #28]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a1b      	ldr	r3, [r3, #32]
 80084d2:	431a      	orrs	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	019b      	lsls	r3, r3, #6
 80084da:	431a      	orrs	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e0:	085b      	lsrs	r3, r3, #1
 80084e2:	3b01      	subs	r3, #1
 80084e4:	041b      	lsls	r3, r3, #16
 80084e6:	431a      	orrs	r2, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ec:	061b      	lsls	r3, r3, #24
 80084ee:	431a      	orrs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f4:	071b      	lsls	r3, r3, #28
 80084f6:	491b      	ldr	r1, [pc, #108]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084fc:	4b1b      	ldr	r3, [pc, #108]	@ (800856c <HAL_RCC_OscConfig+0x4b4>)
 80084fe:	2201      	movs	r2, #1
 8008500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008502:	f7fb fad9 	bl	8003ab8 <HAL_GetTick>
 8008506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008508:	e008      	b.n	800851c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800850a:	f7fb fad5 	bl	8003ab8 <HAL_GetTick>
 800850e:	4602      	mov	r2, r0
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	1ad3      	subs	r3, r2, r3
 8008514:	2b02      	cmp	r3, #2
 8008516:	d901      	bls.n	800851c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	e064      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800851c:	4b11      	ldr	r3, [pc, #68]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d0f0      	beq.n	800850a <HAL_RCC_OscConfig+0x452>
 8008528:	e05c      	b.n	80085e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800852a:	4b10      	ldr	r3, [pc, #64]	@ (800856c <HAL_RCC_OscConfig+0x4b4>)
 800852c:	2200      	movs	r2, #0
 800852e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008530:	f7fb fac2 	bl	8003ab8 <HAL_GetTick>
 8008534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008536:	e008      	b.n	800854a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008538:	f7fb fabe 	bl	8003ab8 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	2b02      	cmp	r3, #2
 8008544:	d901      	bls.n	800854a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e04d      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800854a:	4b06      	ldr	r3, [pc, #24]	@ (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1f0      	bne.n	8008538 <HAL_RCC_OscConfig+0x480>
 8008556:	e045      	b.n	80085e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	699b      	ldr	r3, [r3, #24]
 800855c:	2b01      	cmp	r3, #1
 800855e:	d107      	bne.n	8008570 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e040      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
 8008564:	40023800 	.word	0x40023800
 8008568:	40007000 	.word	0x40007000
 800856c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008570:	4b1f      	ldr	r3, [pc, #124]	@ (80085f0 <HAL_RCC_OscConfig+0x538>)
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d030      	beq.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008588:	429a      	cmp	r2, r3
 800858a:	d129      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008596:	429a      	cmp	r2, r3
 8008598:	d122      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80085a0:	4013      	ands	r3, r2
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d119      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b6:	085b      	lsrs	r3, r3, #1
 80085b8:	3b01      	subs	r3, #1
 80085ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085bc:	429a      	cmp	r2, r3
 80085be:	d10f      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d107      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085dc:	429a      	cmp	r2, r3
 80085de:	d001      	beq.n	80085e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e000      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	40023800 	.word	0x40023800

080085f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e041      	b.n	800868a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d106      	bne.n	8008620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7fb f91a 	bl	8003854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2202      	movs	r2, #2
 8008624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	4610      	mov	r0, r2
 8008634:	f000 faac 	bl	8008b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3708      	adds	r7, #8
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
	...

08008694 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d001      	beq.n	80086ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e04e      	b.n	800874a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2202      	movs	r2, #2
 80086b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68da      	ldr	r2, [r3, #12]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 0201 	orr.w	r2, r2, #1
 80086c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a23      	ldr	r2, [pc, #140]	@ (8008758 <HAL_TIM_Base_Start_IT+0xc4>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d022      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086d6:	d01d      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a1f      	ldr	r2, [pc, #124]	@ (800875c <HAL_TIM_Base_Start_IT+0xc8>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d018      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008760 <HAL_TIM_Base_Start_IT+0xcc>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d013      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008764 <HAL_TIM_Base_Start_IT+0xd0>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d00e      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008768 <HAL_TIM_Base_Start_IT+0xd4>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d009      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a19      	ldr	r2, [pc, #100]	@ (800876c <HAL_TIM_Base_Start_IT+0xd8>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d004      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0x80>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a18      	ldr	r2, [pc, #96]	@ (8008770 <HAL_TIM_Base_Start_IT+0xdc>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d111      	bne.n	8008738 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	f003 0307 	and.w	r3, r3, #7
 800871e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2b06      	cmp	r3, #6
 8008724:	d010      	beq.n	8008748 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f042 0201 	orr.w	r2, r2, #1
 8008734:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008736:	e007      	b.n	8008748 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f042 0201 	orr.w	r2, r2, #1
 8008746:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3714      	adds	r7, #20
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	40010000 	.word	0x40010000
 800875c:	40000400 	.word	0x40000400
 8008760:	40000800 	.word	0x40000800
 8008764:	40000c00 	.word	0x40000c00
 8008768:	40010400 	.word	0x40010400
 800876c:	40014000 	.word	0x40014000
 8008770:	40001800 	.word	0x40001800

08008774 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	6a1a      	ldr	r2, [r3, #32]
 8008792:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008796:	4013      	ands	r3, r2
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10f      	bne.n	80087bc <HAL_TIM_Base_Stop_IT+0x48>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6a1a      	ldr	r2, [r3, #32]
 80087a2:	f240 4344 	movw	r3, #1092	@ 0x444
 80087a6:	4013      	ands	r3, r2
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d107      	bne.n	80087bc <HAL_TIM_Base_Stop_IT+0x48>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f022 0201 	bic.w	r2, r2, #1
 80087ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	f003 0302 	and.w	r3, r3, #2
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d020      	beq.n	8008836 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f003 0302 	and.w	r3, r3, #2
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d01b      	beq.n	8008836 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f06f 0202 	mvn.w	r2, #2
 8008806:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	f003 0303 	and.w	r3, r3, #3
 8008818:	2b00      	cmp	r3, #0
 800881a:	d003      	beq.n	8008824 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f999 	bl	8008b54 <HAL_TIM_IC_CaptureCallback>
 8008822:	e005      	b.n	8008830 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 f98b 	bl	8008b40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f99c 	bl	8008b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	f003 0304 	and.w	r3, r3, #4
 800883c:	2b00      	cmp	r3, #0
 800883e:	d020      	beq.n	8008882 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f003 0304 	and.w	r3, r3, #4
 8008846:	2b00      	cmp	r3, #0
 8008848:	d01b      	beq.n	8008882 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f06f 0204 	mvn.w	r2, #4
 8008852:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2202      	movs	r2, #2
 8008858:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008864:	2b00      	cmp	r3, #0
 8008866:	d003      	beq.n	8008870 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f973 	bl	8008b54 <HAL_TIM_IC_CaptureCallback>
 800886e:	e005      	b.n	800887c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 f965 	bl	8008b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f976 	bl	8008b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	f003 0308 	and.w	r3, r3, #8
 8008888:	2b00      	cmp	r3, #0
 800888a:	d020      	beq.n	80088ce <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f003 0308 	and.w	r3, r3, #8
 8008892:	2b00      	cmp	r3, #0
 8008894:	d01b      	beq.n	80088ce <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f06f 0208 	mvn.w	r2, #8
 800889e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2204      	movs	r2, #4
 80088a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	69db      	ldr	r3, [r3, #28]
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d003      	beq.n	80088bc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 f94d 	bl	8008b54 <HAL_TIM_IC_CaptureCallback>
 80088ba:	e005      	b.n	80088c8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f93f 	bl	8008b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f950 	bl	8008b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	f003 0310 	and.w	r3, r3, #16
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d020      	beq.n	800891a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f003 0310 	and.w	r3, r3, #16
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d01b      	beq.n	800891a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f06f 0210 	mvn.w	r2, #16
 80088ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2208      	movs	r2, #8
 80088f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	69db      	ldr	r3, [r3, #28]
 80088f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d003      	beq.n	8008908 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 f927 	bl	8008b54 <HAL_TIM_IC_CaptureCallback>
 8008906:	e005      	b.n	8008914 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 f919 	bl	8008b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f92a 	bl	8008b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b00      	cmp	r3, #0
 8008922:	d00c      	beq.n	800893e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f003 0301 	and.w	r3, r3, #1
 800892a:	2b00      	cmp	r3, #0
 800892c:	d007      	beq.n	800893e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f06f 0201 	mvn.w	r2, #1
 8008936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f7f8 fa99 	bl	8000e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00c      	beq.n	8008962 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800894e:	2b00      	cmp	r3, #0
 8008950:	d007      	beq.n	8008962 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800895a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 fadd 	bl	8008f1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00c      	beq.n	8008986 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	d007      	beq.n	8008986 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800897e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f000 f8fb 	bl	8008b7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	f003 0320 	and.w	r3, r3, #32
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00c      	beq.n	80089aa <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f003 0320 	and.w	r3, r3, #32
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f06f 0220 	mvn.w	r2, #32
 80089a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 faaf 	bl	8008f08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b084      	sub	sp, #16
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
 80089ba:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089bc:	2300      	movs	r3, #0
 80089be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d101      	bne.n	80089ce <HAL_TIM_ConfigClockSource+0x1c>
 80089ca:	2302      	movs	r3, #2
 80089cc:	e0b4      	b.n	8008b38 <HAL_TIM_ConfigClockSource+0x186>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2201      	movs	r2, #1
 80089d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2202      	movs	r2, #2
 80089da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80089ec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089f4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68ba      	ldr	r2, [r7, #8]
 80089fc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a06:	d03e      	beq.n	8008a86 <HAL_TIM_ConfigClockSource+0xd4>
 8008a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a0c:	f200 8087 	bhi.w	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a14:	f000 8086 	beq.w	8008b24 <HAL_TIM_ConfigClockSource+0x172>
 8008a18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a1c:	d87f      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a1e:	2b70      	cmp	r3, #112	@ 0x70
 8008a20:	d01a      	beq.n	8008a58 <HAL_TIM_ConfigClockSource+0xa6>
 8008a22:	2b70      	cmp	r3, #112	@ 0x70
 8008a24:	d87b      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a26:	2b60      	cmp	r3, #96	@ 0x60
 8008a28:	d050      	beq.n	8008acc <HAL_TIM_ConfigClockSource+0x11a>
 8008a2a:	2b60      	cmp	r3, #96	@ 0x60
 8008a2c:	d877      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a2e:	2b50      	cmp	r3, #80	@ 0x50
 8008a30:	d03c      	beq.n	8008aac <HAL_TIM_ConfigClockSource+0xfa>
 8008a32:	2b50      	cmp	r3, #80	@ 0x50
 8008a34:	d873      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a36:	2b40      	cmp	r3, #64	@ 0x40
 8008a38:	d058      	beq.n	8008aec <HAL_TIM_ConfigClockSource+0x13a>
 8008a3a:	2b40      	cmp	r3, #64	@ 0x40
 8008a3c:	d86f      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a3e:	2b30      	cmp	r3, #48	@ 0x30
 8008a40:	d064      	beq.n	8008b0c <HAL_TIM_ConfigClockSource+0x15a>
 8008a42:	2b30      	cmp	r3, #48	@ 0x30
 8008a44:	d86b      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a46:	2b20      	cmp	r3, #32
 8008a48:	d060      	beq.n	8008b0c <HAL_TIM_ConfigClockSource+0x15a>
 8008a4a:	2b20      	cmp	r3, #32
 8008a4c:	d867      	bhi.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d05c      	beq.n	8008b0c <HAL_TIM_ConfigClockSource+0x15a>
 8008a52:	2b10      	cmp	r3, #16
 8008a54:	d05a      	beq.n	8008b0c <HAL_TIM_ConfigClockSource+0x15a>
 8008a56:	e062      	b.n	8008b1e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a68:	f000 f9b2 	bl	8008dd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	609a      	str	r2, [r3, #8]
      break;
 8008a84:	e04f      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a96:	f000 f99b 	bl	8008dd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008aa8:	609a      	str	r2, [r3, #8]
      break;
 8008aaa:	e03c      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ab8:	461a      	mov	r2, r3
 8008aba:	f000 f90f 	bl	8008cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2150      	movs	r1, #80	@ 0x50
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 f968 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008aca:	e02c      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ad8:	461a      	mov	r2, r3
 8008ada:	f000 f92e 	bl	8008d3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2160      	movs	r1, #96	@ 0x60
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 f958 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008aea:	e01c      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008af8:	461a      	mov	r2, r3
 8008afa:	f000 f8ef 	bl	8008cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2140      	movs	r1, #64	@ 0x40
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 f948 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008b0a:	e00c      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4619      	mov	r1, r3
 8008b16:	4610      	mov	r0, r2
 8008b18:	f000 f93f 	bl	8008d9a <TIM_ITRx_SetConfig>
      break;
 8008b1c:	e003      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	73fb      	strb	r3, [r7, #15]
      break;
 8008b22:	e000      	b.n	8008b26 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008b24:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4a43      	ldr	r2, [pc, #268]	@ (8008cb0 <TIM_Base_SetConfig+0x120>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d013      	beq.n	8008bd0 <TIM_Base_SetConfig+0x40>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bae:	d00f      	beq.n	8008bd0 <TIM_Base_SetConfig+0x40>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a40      	ldr	r2, [pc, #256]	@ (8008cb4 <TIM_Base_SetConfig+0x124>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d00b      	beq.n	8008bd0 <TIM_Base_SetConfig+0x40>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a3f      	ldr	r2, [pc, #252]	@ (8008cb8 <TIM_Base_SetConfig+0x128>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d007      	beq.n	8008bd0 <TIM_Base_SetConfig+0x40>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a3e      	ldr	r2, [pc, #248]	@ (8008cbc <TIM_Base_SetConfig+0x12c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d003      	beq.n	8008bd0 <TIM_Base_SetConfig+0x40>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a3d      	ldr	r2, [pc, #244]	@ (8008cc0 <TIM_Base_SetConfig+0x130>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d108      	bne.n	8008be2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	68fa      	ldr	r2, [r7, #12]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a32      	ldr	r2, [pc, #200]	@ (8008cb0 <TIM_Base_SetConfig+0x120>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d02b      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf0:	d027      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a2f      	ldr	r2, [pc, #188]	@ (8008cb4 <TIM_Base_SetConfig+0x124>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d023      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a2e      	ldr	r2, [pc, #184]	@ (8008cb8 <TIM_Base_SetConfig+0x128>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d01f      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a2d      	ldr	r2, [pc, #180]	@ (8008cbc <TIM_Base_SetConfig+0x12c>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d01b      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8008cc0 <TIM_Base_SetConfig+0x130>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d017      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a2b      	ldr	r2, [pc, #172]	@ (8008cc4 <TIM_Base_SetConfig+0x134>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d013      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8008cc8 <TIM_Base_SetConfig+0x138>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d00f      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a29      	ldr	r2, [pc, #164]	@ (8008ccc <TIM_Base_SetConfig+0x13c>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00b      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a28      	ldr	r2, [pc, #160]	@ (8008cd0 <TIM_Base_SetConfig+0x140>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d007      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a27      	ldr	r2, [pc, #156]	@ (8008cd4 <TIM_Base_SetConfig+0x144>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d003      	beq.n	8008c42 <TIM_Base_SetConfig+0xb2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a26      	ldr	r2, [pc, #152]	@ (8008cd8 <TIM_Base_SetConfig+0x148>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d108      	bne.n	8008c54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	689a      	ldr	r2, [r3, #8]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	4a0e      	ldr	r2, [pc, #56]	@ (8008cb0 <TIM_Base_SetConfig+0x120>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d003      	beq.n	8008c82 <TIM_Base_SetConfig+0xf2>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a10      	ldr	r2, [pc, #64]	@ (8008cc0 <TIM_Base_SetConfig+0x130>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d103      	bne.n	8008c8a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	691a      	ldr	r2, [r3, #16]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f043 0204 	orr.w	r2, r3, #4
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	601a      	str	r2, [r3, #0]
}
 8008ca2:	bf00      	nop
 8008ca4:	3714      	adds	r7, #20
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	40010000 	.word	0x40010000
 8008cb4:	40000400 	.word	0x40000400
 8008cb8:	40000800 	.word	0x40000800
 8008cbc:	40000c00 	.word	0x40000c00
 8008cc0:	40010400 	.word	0x40010400
 8008cc4:	40014000 	.word	0x40014000
 8008cc8:	40014400 	.word	0x40014400
 8008ccc:	40014800 	.word	0x40014800
 8008cd0:	40001800 	.word	0x40001800
 8008cd4:	40001c00 	.word	0x40001c00
 8008cd8:	40002000 	.word	0x40002000

08008cdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b087      	sub	sp, #28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a1b      	ldr	r3, [r3, #32]
 8008cec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6a1b      	ldr	r3, [r3, #32]
 8008cf2:	f023 0201 	bic.w	r2, r3, #1
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	011b      	lsls	r3, r3, #4
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	f023 030a 	bic.w	r3, r3, #10
 8008d18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	693a      	ldr	r2, [r7, #16]
 8008d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	621a      	str	r2, [r3, #32]
}
 8008d2e:	bf00      	nop
 8008d30:	371c      	adds	r7, #28
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b087      	sub	sp, #28
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	60f8      	str	r0, [r7, #12]
 8008d42:	60b9      	str	r1, [r7, #8]
 8008d44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6a1b      	ldr	r3, [r3, #32]
 8008d4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6a1b      	ldr	r3, [r3, #32]
 8008d50:	f023 0210 	bic.w	r2, r3, #16
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	699b      	ldr	r3, [r3, #24]
 8008d5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	031b      	lsls	r3, r3, #12
 8008d6a:	693a      	ldr	r2, [r7, #16]
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	011b      	lsls	r3, r3, #4
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	621a      	str	r2, [r3, #32]
}
 8008d8e:	bf00      	nop
 8008d90:	371c      	adds	r7, #28
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d9a:	b480      	push	{r7}
 8008d9c:	b085      	sub	sp, #20
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	f043 0307 	orr.w	r3, r3, #7
 8008dbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	609a      	str	r2, [r3, #8]
}
 8008dc4:	bf00      	nop
 8008dc6:	3714      	adds	r7, #20
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b087      	sub	sp, #28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
 8008ddc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	021a      	lsls	r2, r3, #8
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	431a      	orrs	r2, r3
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	697a      	ldr	r2, [r7, #20]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	609a      	str	r2, [r3, #8]
}
 8008e04:	bf00      	nop
 8008e06:	371c      	adds	r7, #28
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d101      	bne.n	8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e24:	2302      	movs	r3, #2
 8008e26:	e05a      	b.n	8008ede <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2202      	movs	r2, #2
 8008e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68fa      	ldr	r2, [r7, #12]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68fa      	ldr	r2, [r7, #12]
 8008e60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a21      	ldr	r2, [pc, #132]	@ (8008eec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d022      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e74:	d01d      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8008ef0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d018      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a1b      	ldr	r2, [pc, #108]	@ (8008ef4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d013      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ef8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d00e      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a18      	ldr	r2, [pc, #96]	@ (8008efc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d009      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a17      	ldr	r2, [pc, #92]	@ (8008f00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d004      	beq.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a15      	ldr	r2, [pc, #84]	@ (8008f04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d10c      	bne.n	8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008edc:	2300      	movs	r3, #0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3714      	adds	r7, #20
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	40010000 	.word	0x40010000
 8008ef0:	40000400 	.word	0x40000400
 8008ef4:	40000800 	.word	0x40000800
 8008ef8:	40000c00 	.word	0x40000c00
 8008efc:	40010400 	.word	0x40010400
 8008f00:	40014000 	.word	0x40014000
 8008f04:	40001800 	.word	0x40001800

08008f08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d101      	bne.n	8008f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e042      	b.n	8008fc8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d106      	bne.n	8008f5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f7fa fcce 	bl	80038f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2224      	movs	r2, #36	@ 0x24
 8008f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68da      	ldr	r2, [r3, #12]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 fd1b 	bl	80099b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	691a      	ldr	r2, [r3, #16]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	695a      	ldr	r2, [r3, #20]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68da      	ldr	r2, [r3, #12]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2220      	movs	r2, #32
 8008fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2220      	movs	r2, #32
 8008fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3708      	adds	r7, #8
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	4613      	mov	r3, r2
 8008fdc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2b20      	cmp	r3, #32
 8008fe8:	d121      	bne.n	800902e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <HAL_UART_Transmit_IT+0x26>
 8008ff0:	88fb      	ldrh	r3, [r7, #6]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e01a      	b.n	8009030 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	88fa      	ldrh	r2, [r7, #6]
 8009004:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	88fa      	ldrh	r2, [r7, #6]
 800900a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2221      	movs	r2, #33	@ 0x21
 8009016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	68da      	ldr	r2, [r3, #12]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009028:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	e000      	b.n	8009030 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800902e:	2302      	movs	r3, #2
  }
}
 8009030:	4618      	mov	r0, r3
 8009032:	3714      	adds	r7, #20
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	4613      	mov	r3, r2
 8009048:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b20      	cmp	r3, #32
 8009054:	d112      	bne.n	800907c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d002      	beq.n	8009062 <HAL_UART_Receive_IT+0x26>
 800905c:	88fb      	ldrh	r3, [r7, #6]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e00b      	b.n	800907e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800906c:	88fb      	ldrh	r3, [r7, #6]
 800906e:	461a      	mov	r2, r3
 8009070:	68b9      	ldr	r1, [r7, #8]
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f000 fac8 	bl	8009608 <UART_Start_Receive_IT>
 8009078:	4603      	mov	r3, r0
 800907a:	e000      	b.n	800907e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800907c:	2302      	movs	r3, #2
  }
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
	...

08009088 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b0ba      	sub	sp, #232	@ 0xe8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80090ae:	2300      	movs	r3, #0
 80090b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80090b4:	2300      	movs	r3, #0
 80090b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80090ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090be:	f003 030f 	and.w	r3, r3, #15
 80090c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80090c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d10f      	bne.n	80090ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d2:	f003 0320 	and.w	r3, r3, #32
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d009      	beq.n	80090ee <HAL_UART_IRQHandler+0x66>
 80090da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090de:	f003 0320 	and.w	r3, r3, #32
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d003      	beq.n	80090ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 fba4 	bl	8009834 <UART_Receive_IT>
      return;
 80090ec:	e273      	b.n	80095d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 80de 	beq.w	80092b4 <HAL_UART_IRQHandler+0x22c>
 80090f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b00      	cmp	r3, #0
 8009102:	d106      	bne.n	8009112 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009108:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 80d1 	beq.w	80092b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009116:	f003 0301 	and.w	r3, r3, #1
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00b      	beq.n	8009136 <HAL_UART_IRQHandler+0xae>
 800911e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009126:	2b00      	cmp	r3, #0
 8009128:	d005      	beq.n	8009136 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800912e:	f043 0201 	orr.w	r2, r3, #1
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800913a:	f003 0304 	and.w	r3, r3, #4
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00b      	beq.n	800915a <HAL_UART_IRQHandler+0xd2>
 8009142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009146:	f003 0301 	and.w	r3, r3, #1
 800914a:	2b00      	cmp	r3, #0
 800914c:	d005      	beq.n	800915a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009152:	f043 0202 	orr.w	r2, r3, #2
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800915a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800915e:	f003 0302 	and.w	r3, r3, #2
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00b      	beq.n	800917e <HAL_UART_IRQHandler+0xf6>
 8009166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d005      	beq.n	800917e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009176:	f043 0204 	orr.w	r2, r3, #4
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800917e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009182:	f003 0308 	and.w	r3, r3, #8
 8009186:	2b00      	cmp	r3, #0
 8009188:	d011      	beq.n	80091ae <HAL_UART_IRQHandler+0x126>
 800918a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800918e:	f003 0320 	and.w	r3, r3, #32
 8009192:	2b00      	cmp	r3, #0
 8009194:	d105      	bne.n	80091a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800919a:	f003 0301 	and.w	r3, r3, #1
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d005      	beq.n	80091ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091a6:	f043 0208 	orr.w	r2, r3, #8
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 820a 	beq.w	80095cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091bc:	f003 0320 	and.w	r3, r3, #32
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d008      	beq.n	80091d6 <HAL_UART_IRQHandler+0x14e>
 80091c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091c8:	f003 0320 	and.w	r3, r3, #32
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d002      	beq.n	80091d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 fb2f 	bl	8009834 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	695b      	ldr	r3, [r3, #20]
 80091dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e0:	2b40      	cmp	r3, #64	@ 0x40
 80091e2:	bf0c      	ite	eq
 80091e4:	2301      	moveq	r3, #1
 80091e6:	2300      	movne	r3, #0
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f2:	f003 0308 	and.w	r3, r3, #8
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d103      	bne.n	8009202 <HAL_UART_IRQHandler+0x17a>
 80091fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d04f      	beq.n	80092a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f000 fa3a 	bl	800967c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009212:	2b40      	cmp	r3, #64	@ 0x40
 8009214:	d141      	bne.n	800929a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3314      	adds	r3, #20
 800921c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009224:	e853 3f00 	ldrex	r3, [r3]
 8009228:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800922c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	3314      	adds	r3, #20
 800923e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009242:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800924a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800924e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009252:	e841 2300 	strex	r3, r2, [r1]
 8009256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800925a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d1d9      	bne.n	8009216 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009266:	2b00      	cmp	r3, #0
 8009268:	d013      	beq.n	8009292 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800926e:	4a8a      	ldr	r2, [pc, #552]	@ (8009498 <HAL_UART_IRQHandler+0x410>)
 8009270:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009276:	4618      	mov	r0, r3
 8009278:	f7fa fed6 	bl	8004028 <HAL_DMA_Abort_IT>
 800927c:	4603      	mov	r3, r0
 800927e:	2b00      	cmp	r3, #0
 8009280:	d016      	beq.n	80092b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009288:	687a      	ldr	r2, [r7, #4]
 800928a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800928c:	4610      	mov	r0, r2
 800928e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009290:	e00e      	b.n	80092b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 f9a2 	bl	80095dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009298:	e00a      	b.n	80092b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 f99e 	bl	80095dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092a0:	e006      	b.n	80092b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 f99a 	bl	80095dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80092ae:	e18d      	b.n	80095cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b0:	bf00      	nop
    return;
 80092b2:	e18b      	b.n	80095cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	f040 8167 	bne.w	800958c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80092be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c2:	f003 0310 	and.w	r3, r3, #16
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 8160 	beq.w	800958c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80092cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d0:	f003 0310 	and.w	r3, r3, #16
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 8159 	beq.w	800958c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092da:	2300      	movs	r3, #0
 80092dc:	60bb      	str	r3, [r7, #8]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	60bb      	str	r3, [r7, #8]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	60bb      	str	r3, [r7, #8]
 80092ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	695b      	ldr	r3, [r3, #20]
 80092f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092fa:	2b40      	cmp	r3, #64	@ 0x40
 80092fc:	f040 80ce 	bne.w	800949c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800930c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009310:	2b00      	cmp	r3, #0
 8009312:	f000 80a9 	beq.w	8009468 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800931a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800931e:	429a      	cmp	r2, r3
 8009320:	f080 80a2 	bcs.w	8009468 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800932a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009336:	f000 8088 	beq.w	800944a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	330c      	adds	r3, #12
 8009340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009344:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009348:	e853 3f00 	ldrex	r3, [r3]
 800934c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009358:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	330c      	adds	r3, #12
 8009362:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009366:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800936a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009372:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800937e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1d9      	bne.n	800933a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3314      	adds	r3, #20
 800938c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009390:	e853 3f00 	ldrex	r3, [r3]
 8009394:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009396:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009398:	f023 0301 	bic.w	r3, r3, #1
 800939c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3314      	adds	r3, #20
 80093a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80093aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80093ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80093b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80093b6:	e841 2300 	strex	r3, r2, [r1]
 80093ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80093bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1e1      	bne.n	8009386 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3314      	adds	r3, #20
 80093c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80093d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	3314      	adds	r3, #20
 80093e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e3      	bne.n	80093c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2220      	movs	r2, #32
 80093fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	330c      	adds	r3, #12
 800940e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009412:	e853 3f00 	ldrex	r3, [r3]
 8009416:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800941a:	f023 0310 	bic.w	r3, r3, #16
 800941e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	330c      	adds	r3, #12
 8009428:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800942c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800942e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009430:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009432:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009434:	e841 2300 	strex	r3, r2, [r1]
 8009438:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800943a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1e3      	bne.n	8009408 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009444:	4618      	mov	r0, r3
 8009446:	f7fa fd7f 	bl	8003f48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2202      	movs	r2, #2
 800944e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009458:	b29b      	uxth	r3, r3
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	b29b      	uxth	r3, r3
 800945e:	4619      	mov	r1, r3
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f8c5 	bl	80095f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009466:	e0b3      	b.n	80095d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800946c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009470:	429a      	cmp	r2, r3
 8009472:	f040 80ad 	bne.w	80095d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800947a:	69db      	ldr	r3, [r3, #28]
 800947c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009480:	f040 80a6 	bne.w	80095d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2202      	movs	r2, #2
 8009488:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800948e:	4619      	mov	r1, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f8ad 	bl	80095f0 <HAL_UARTEx_RxEventCallback>
      return;
 8009496:	e09b      	b.n	80095d0 <HAL_UART_IRQHandler+0x548>
 8009498:	08009743 	.word	0x08009743
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f000 808e 	beq.w	80095d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80094b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f000 8089 	beq.w	80095d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	330c      	adds	r3, #12
 80094c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	330c      	adds	r3, #12
 80094e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80094e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80094e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094ee:	e841 2300 	strex	r3, r2, [r1]
 80094f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1e3      	bne.n	80094c2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3314      	adds	r3, #20
 8009500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009504:	e853 3f00 	ldrex	r3, [r3]
 8009508:	623b      	str	r3, [r7, #32]
   return(result);
 800950a:	6a3b      	ldr	r3, [r7, #32]
 800950c:	f023 0301 	bic.w	r3, r3, #1
 8009510:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3314      	adds	r3, #20
 800951a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800951e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009520:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800952c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e3      	bne.n	80094fa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	330c      	adds	r3, #12
 8009546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f023 0310 	bic.w	r3, r3, #16
 8009556:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	330c      	adds	r3, #12
 8009560:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009564:	61fa      	str	r2, [r7, #28]
 8009566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009568:	69b9      	ldr	r1, [r7, #24]
 800956a:	69fa      	ldr	r2, [r7, #28]
 800956c:	e841 2300 	strex	r3, r2, [r1]
 8009570:	617b      	str	r3, [r7, #20]
   return(result);
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1e3      	bne.n	8009540 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2202      	movs	r2, #2
 800957c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800957e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009582:	4619      	mov	r1, r3
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 f833 	bl	80095f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800958a:	e023      	b.n	80095d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800958c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009594:	2b00      	cmp	r3, #0
 8009596:	d009      	beq.n	80095ac <HAL_UART_IRQHandler+0x524>
 8009598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800959c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d003      	beq.n	80095ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 f8dd 	bl	8009764 <UART_Transmit_IT>
    return;
 80095aa:	e014      	b.n	80095d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80095ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00e      	beq.n	80095d6 <HAL_UART_IRQHandler+0x54e>
 80095b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d008      	beq.n	80095d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f91d 	bl	8009804 <UART_EndTransmit_IT>
    return;
 80095ca:	e004      	b.n	80095d6 <HAL_UART_IRQHandler+0x54e>
    return;
 80095cc:	bf00      	nop
 80095ce:	e002      	b.n	80095d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80095d0:	bf00      	nop
 80095d2:	e000      	b.n	80095d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80095d4:	bf00      	nop
  }
}
 80095d6:	37e8      	adds	r7, #232	@ 0xe8
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	460b      	mov	r3, r1
 80095fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	4613      	mov	r3, r2
 8009614:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	88fa      	ldrh	r2, [r7, #6]
 8009620:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	88fa      	ldrh	r2, [r7, #6]
 8009626:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2200      	movs	r2, #0
 800962c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2222      	movs	r2, #34	@ 0x22
 8009632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	691b      	ldr	r3, [r3, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d007      	beq.n	800964e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	68da      	ldr	r2, [r3, #12]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800964c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	695a      	ldr	r2, [r3, #20]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f042 0201 	orr.w	r2, r2, #1
 800965c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	68da      	ldr	r2, [r3, #12]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f042 0220 	orr.w	r2, r2, #32
 800966c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800966e:	2300      	movs	r3, #0
}
 8009670:	4618      	mov	r0, r3
 8009672:	3714      	adds	r7, #20
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr

0800967c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800967c:	b480      	push	{r7}
 800967e:	b095      	sub	sp, #84	@ 0x54
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	330c      	adds	r3, #12
 800968a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800968e:	e853 3f00 	ldrex	r3, [r3]
 8009692:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009696:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800969a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	330c      	adds	r3, #12
 80096a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80096a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096ac:	e841 2300 	strex	r3, r2, [r1]
 80096b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1e5      	bne.n	8009684 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	3314      	adds	r3, #20
 80096be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	e853 3f00 	ldrex	r3, [r3]
 80096c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	f023 0301 	bic.w	r3, r3, #1
 80096ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	3314      	adds	r3, #20
 80096d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096e0:	e841 2300 	strex	r3, r2, [r1]
 80096e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d1e5      	bne.n	80096b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d119      	bne.n	8009728 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	330c      	adds	r3, #12
 80096fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	e853 3f00 	ldrex	r3, [r3]
 8009702:	60bb      	str	r3, [r7, #8]
   return(result);
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	f023 0310 	bic.w	r3, r3, #16
 800970a:	647b      	str	r3, [r7, #68]	@ 0x44
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	330c      	adds	r3, #12
 8009712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009714:	61ba      	str	r2, [r7, #24]
 8009716:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009718:	6979      	ldr	r1, [r7, #20]
 800971a:	69ba      	ldr	r2, [r7, #24]
 800971c:	e841 2300 	strex	r3, r2, [r1]
 8009720:	613b      	str	r3, [r7, #16]
   return(result);
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1e5      	bne.n	80096f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2220      	movs	r2, #32
 800972c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009736:	bf00      	nop
 8009738:	3754      	adds	r7, #84	@ 0x54
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr

08009742 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800974e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f7ff ff40 	bl	80095dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800975c:	bf00      	nop
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b21      	cmp	r3, #33	@ 0x21
 8009776:	d13e      	bne.n	80097f6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009780:	d114      	bne.n	80097ac <UART_Transmit_IT+0x48>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	691b      	ldr	r3, [r3, #16]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d110      	bne.n	80097ac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6a1b      	ldr	r3, [r3, #32]
 800978e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	881b      	ldrh	r3, [r3, #0]
 8009794:	461a      	mov	r2, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800979e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6a1b      	ldr	r3, [r3, #32]
 80097a4:	1c9a      	adds	r2, r3, #2
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	621a      	str	r2, [r3, #32]
 80097aa:	e008      	b.n	80097be <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a1b      	ldr	r3, [r3, #32]
 80097b0:	1c59      	adds	r1, r3, #1
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6211      	str	r1, [r2, #32]
 80097b6:	781a      	ldrb	r2, [r3, #0]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	3b01      	subs	r3, #1
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	4619      	mov	r1, r3
 80097cc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10f      	bne.n	80097f2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	68da      	ldr	r2, [r3, #12]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80097e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	68da      	ldr	r2, [r3, #12]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	e000      	b.n	80097f8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80097f6:	2302      	movs	r3, #2
  }
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3714      	adds	r7, #20
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	68da      	ldr	r2, [r3, #12]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800981a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2220      	movs	r2, #32
 8009820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f7f7 fa33 	bl	8000c90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3708      	adds	r7, #8
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b08c      	sub	sp, #48	@ 0x30
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800983c:	2300      	movs	r3, #0
 800983e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009840:	2300      	movs	r3, #0
 8009842:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800984a:	b2db      	uxtb	r3, r3
 800984c:	2b22      	cmp	r3, #34	@ 0x22
 800984e:	f040 80aa 	bne.w	80099a6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800985a:	d115      	bne.n	8009888 <UART_Receive_IT+0x54>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	691b      	ldr	r3, [r3, #16]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d111      	bne.n	8009888 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009868:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	b29b      	uxth	r3, r3
 8009872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009876:	b29a      	uxth	r2, r3
 8009878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009880:	1c9a      	adds	r2, r3, #2
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	629a      	str	r2, [r3, #40]	@ 0x28
 8009886:	e024      	b.n	80098d2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009896:	d007      	beq.n	80098a8 <UART_Receive_IT+0x74>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10a      	bne.n	80098b6 <UART_Receive_IT+0x82>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d106      	bne.n	80098b6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	b2da      	uxtb	r2, r3
 80098b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b2:	701a      	strb	r2, [r3, #0]
 80098b4:	e008      	b.n	80098c8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098cc:	1c5a      	adds	r2, r3, #1
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	3b01      	subs	r3, #1
 80098da:	b29b      	uxth	r3, r3
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	4619      	mov	r1, r3
 80098e0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d15d      	bne.n	80099a2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68da      	ldr	r2, [r3, #12]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f022 0220 	bic.w	r2, r2, #32
 80098f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68da      	ldr	r2, [r3, #12]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009904:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	695a      	ldr	r2, [r3, #20]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0201 	bic.w	r2, r2, #1
 8009914:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2220      	movs	r2, #32
 800991a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009928:	2b01      	cmp	r3, #1
 800992a:	d135      	bne.n	8009998 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	330c      	adds	r3, #12
 8009938:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	e853 3f00 	ldrex	r3, [r3]
 8009940:	613b      	str	r3, [r7, #16]
   return(result);
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	f023 0310 	bic.w	r3, r3, #16
 8009948:	627b      	str	r3, [r7, #36]	@ 0x24
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	330c      	adds	r3, #12
 8009950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009952:	623a      	str	r2, [r7, #32]
 8009954:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009956:	69f9      	ldr	r1, [r7, #28]
 8009958:	6a3a      	ldr	r2, [r7, #32]
 800995a:	e841 2300 	strex	r3, r2, [r1]
 800995e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1e5      	bne.n	8009932 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f003 0310 	and.w	r3, r3, #16
 8009970:	2b10      	cmp	r3, #16
 8009972:	d10a      	bne.n	800998a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009974:	2300      	movs	r3, #0
 8009976:	60fb      	str	r3, [r7, #12]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	60fb      	str	r3, [r7, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	60fb      	str	r3, [r7, #12]
 8009988:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800998e:	4619      	mov	r1, r3
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f7ff fe2d 	bl	80095f0 <HAL_UARTEx_RxEventCallback>
 8009996:	e002      	b.n	800999e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f7f7 f9ad 	bl	8000cf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	e002      	b.n	80099a8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	e000      	b.n	80099a8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80099a6:	2302      	movs	r3, #2
  }
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3730      	adds	r7, #48	@ 0x30
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099b4:	b0c0      	sub	sp, #256	@ 0x100
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80099c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099cc:	68d9      	ldr	r1, [r3, #12]
 80099ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	ea40 0301 	orr.w	r3, r0, r1
 80099d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80099da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099de:	689a      	ldr	r2, [r3, #8]
 80099e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	431a      	orrs	r2, r3
 80099e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ec:	695b      	ldr	r3, [r3, #20]
 80099ee:	431a      	orrs	r2, r3
 80099f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099f4:	69db      	ldr	r3, [r3, #28]
 80099f6:	4313      	orrs	r3, r2
 80099f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80099fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	68db      	ldr	r3, [r3, #12]
 8009a04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009a08:	f021 010c 	bic.w	r1, r1, #12
 8009a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009a16:	430b      	orrs	r3, r1
 8009a18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	695b      	ldr	r3, [r3, #20]
 8009a22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a2a:	6999      	ldr	r1, [r3, #24]
 8009a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	ea40 0301 	orr.w	r3, r0, r1
 8009a36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	4b8f      	ldr	r3, [pc, #572]	@ (8009c7c <UART_SetConfig+0x2cc>)
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d005      	beq.n	8009a50 <UART_SetConfig+0xa0>
 8009a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	4b8d      	ldr	r3, [pc, #564]	@ (8009c80 <UART_SetConfig+0x2d0>)
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d104      	bne.n	8009a5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009a50:	f7fe f8ee 	bl	8007c30 <HAL_RCC_GetPCLK2Freq>
 8009a54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009a58:	e003      	b.n	8009a62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009a5a:	f7fe f8d5 	bl	8007c08 <HAL_RCC_GetPCLK1Freq>
 8009a5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a66:	69db      	ldr	r3, [r3, #28]
 8009a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a6c:	f040 810c 	bne.w	8009c88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a74:	2200      	movs	r2, #0
 8009a76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a82:	4622      	mov	r2, r4
 8009a84:	462b      	mov	r3, r5
 8009a86:	1891      	adds	r1, r2, r2
 8009a88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a8a:	415b      	adcs	r3, r3
 8009a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a92:	4621      	mov	r1, r4
 8009a94:	eb12 0801 	adds.w	r8, r2, r1
 8009a98:	4629      	mov	r1, r5
 8009a9a:	eb43 0901 	adc.w	r9, r3, r1
 8009a9e:	f04f 0200 	mov.w	r2, #0
 8009aa2:	f04f 0300 	mov.w	r3, #0
 8009aa6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009aaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009aae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009ab2:	4690      	mov	r8, r2
 8009ab4:	4699      	mov	r9, r3
 8009ab6:	4623      	mov	r3, r4
 8009ab8:	eb18 0303 	adds.w	r3, r8, r3
 8009abc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ac0:	462b      	mov	r3, r5
 8009ac2:	eb49 0303 	adc.w	r3, r9, r3
 8009ac6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009ad6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009ada:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009ade:	460b      	mov	r3, r1
 8009ae0:	18db      	adds	r3, r3, r3
 8009ae2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	eb42 0303 	adc.w	r3, r2, r3
 8009aea:	657b      	str	r3, [r7, #84]	@ 0x54
 8009aec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009af0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009af4:	f7f6 fbf4 	bl	80002e0 <__aeabi_uldivmod>
 8009af8:	4602      	mov	r2, r0
 8009afa:	460b      	mov	r3, r1
 8009afc:	4b61      	ldr	r3, [pc, #388]	@ (8009c84 <UART_SetConfig+0x2d4>)
 8009afe:	fba3 2302 	umull	r2, r3, r3, r2
 8009b02:	095b      	lsrs	r3, r3, #5
 8009b04:	011c      	lsls	r4, r3, #4
 8009b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009b14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009b18:	4642      	mov	r2, r8
 8009b1a:	464b      	mov	r3, r9
 8009b1c:	1891      	adds	r1, r2, r2
 8009b1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009b20:	415b      	adcs	r3, r3
 8009b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009b28:	4641      	mov	r1, r8
 8009b2a:	eb12 0a01 	adds.w	sl, r2, r1
 8009b2e:	4649      	mov	r1, r9
 8009b30:	eb43 0b01 	adc.w	fp, r3, r1
 8009b34:	f04f 0200 	mov.w	r2, #0
 8009b38:	f04f 0300 	mov.w	r3, #0
 8009b3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009b40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009b44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b48:	4692      	mov	sl, r2
 8009b4a:	469b      	mov	fp, r3
 8009b4c:	4643      	mov	r3, r8
 8009b4e:	eb1a 0303 	adds.w	r3, sl, r3
 8009b52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b56:	464b      	mov	r3, r9
 8009b58:	eb4b 0303 	adc.w	r3, fp, r3
 8009b5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b74:	460b      	mov	r3, r1
 8009b76:	18db      	adds	r3, r3, r3
 8009b78:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	eb42 0303 	adc.w	r3, r2, r3
 8009b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b8a:	f7f6 fba9 	bl	80002e0 <__aeabi_uldivmod>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	4611      	mov	r1, r2
 8009b94:	4b3b      	ldr	r3, [pc, #236]	@ (8009c84 <UART_SetConfig+0x2d4>)
 8009b96:	fba3 2301 	umull	r2, r3, r3, r1
 8009b9a:	095b      	lsrs	r3, r3, #5
 8009b9c:	2264      	movs	r2, #100	@ 0x64
 8009b9e:	fb02 f303 	mul.w	r3, r2, r3
 8009ba2:	1acb      	subs	r3, r1, r3
 8009ba4:	00db      	lsls	r3, r3, #3
 8009ba6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009baa:	4b36      	ldr	r3, [pc, #216]	@ (8009c84 <UART_SetConfig+0x2d4>)
 8009bac:	fba3 2302 	umull	r2, r3, r3, r2
 8009bb0:	095b      	lsrs	r3, r3, #5
 8009bb2:	005b      	lsls	r3, r3, #1
 8009bb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009bb8:	441c      	add	r4, r3
 8009bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009bc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009bc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009bcc:	4642      	mov	r2, r8
 8009bce:	464b      	mov	r3, r9
 8009bd0:	1891      	adds	r1, r2, r2
 8009bd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009bd4:	415b      	adcs	r3, r3
 8009bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009bdc:	4641      	mov	r1, r8
 8009bde:	1851      	adds	r1, r2, r1
 8009be0:	6339      	str	r1, [r7, #48]	@ 0x30
 8009be2:	4649      	mov	r1, r9
 8009be4:	414b      	adcs	r3, r1
 8009be6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009be8:	f04f 0200 	mov.w	r2, #0
 8009bec:	f04f 0300 	mov.w	r3, #0
 8009bf0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009bf4:	4659      	mov	r1, fp
 8009bf6:	00cb      	lsls	r3, r1, #3
 8009bf8:	4651      	mov	r1, sl
 8009bfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bfe:	4651      	mov	r1, sl
 8009c00:	00ca      	lsls	r2, r1, #3
 8009c02:	4610      	mov	r0, r2
 8009c04:	4619      	mov	r1, r3
 8009c06:	4603      	mov	r3, r0
 8009c08:	4642      	mov	r2, r8
 8009c0a:	189b      	adds	r3, r3, r2
 8009c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c10:	464b      	mov	r3, r9
 8009c12:	460a      	mov	r2, r1
 8009c14:	eb42 0303 	adc.w	r3, r2, r3
 8009c18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009c28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009c2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009c30:	460b      	mov	r3, r1
 8009c32:	18db      	adds	r3, r3, r3
 8009c34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c36:	4613      	mov	r3, r2
 8009c38:	eb42 0303 	adc.w	r3, r2, r3
 8009c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009c42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009c46:	f7f6 fb4b 	bl	80002e0 <__aeabi_uldivmod>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c84 <UART_SetConfig+0x2d4>)
 8009c50:	fba3 1302 	umull	r1, r3, r3, r2
 8009c54:	095b      	lsrs	r3, r3, #5
 8009c56:	2164      	movs	r1, #100	@ 0x64
 8009c58:	fb01 f303 	mul.w	r3, r1, r3
 8009c5c:	1ad3      	subs	r3, r2, r3
 8009c5e:	00db      	lsls	r3, r3, #3
 8009c60:	3332      	adds	r3, #50	@ 0x32
 8009c62:	4a08      	ldr	r2, [pc, #32]	@ (8009c84 <UART_SetConfig+0x2d4>)
 8009c64:	fba2 2303 	umull	r2, r3, r2, r3
 8009c68:	095b      	lsrs	r3, r3, #5
 8009c6a:	f003 0207 	and.w	r2, r3, #7
 8009c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4422      	add	r2, r4
 8009c76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c78:	e106      	b.n	8009e88 <UART_SetConfig+0x4d8>
 8009c7a:	bf00      	nop
 8009c7c:	40011000 	.word	0x40011000
 8009c80:	40011400 	.word	0x40011400
 8009c84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c9a:	4642      	mov	r2, r8
 8009c9c:	464b      	mov	r3, r9
 8009c9e:	1891      	adds	r1, r2, r2
 8009ca0:	6239      	str	r1, [r7, #32]
 8009ca2:	415b      	adcs	r3, r3
 8009ca4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ca6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009caa:	4641      	mov	r1, r8
 8009cac:	1854      	adds	r4, r2, r1
 8009cae:	4649      	mov	r1, r9
 8009cb0:	eb43 0501 	adc.w	r5, r3, r1
 8009cb4:	f04f 0200 	mov.w	r2, #0
 8009cb8:	f04f 0300 	mov.w	r3, #0
 8009cbc:	00eb      	lsls	r3, r5, #3
 8009cbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009cc2:	00e2      	lsls	r2, r4, #3
 8009cc4:	4614      	mov	r4, r2
 8009cc6:	461d      	mov	r5, r3
 8009cc8:	4643      	mov	r3, r8
 8009cca:	18e3      	adds	r3, r4, r3
 8009ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009cd0:	464b      	mov	r3, r9
 8009cd2:	eb45 0303 	adc.w	r3, r5, r3
 8009cd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009ce6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009cea:	f04f 0200 	mov.w	r2, #0
 8009cee:	f04f 0300 	mov.w	r3, #0
 8009cf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	008b      	lsls	r3, r1, #2
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d00:	4621      	mov	r1, r4
 8009d02:	008a      	lsls	r2, r1, #2
 8009d04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009d08:	f7f6 faea 	bl	80002e0 <__aeabi_uldivmod>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	460b      	mov	r3, r1
 8009d10:	4b60      	ldr	r3, [pc, #384]	@ (8009e94 <UART_SetConfig+0x4e4>)
 8009d12:	fba3 2302 	umull	r2, r3, r3, r2
 8009d16:	095b      	lsrs	r3, r3, #5
 8009d18:	011c      	lsls	r4, r3, #4
 8009d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009d28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009d2c:	4642      	mov	r2, r8
 8009d2e:	464b      	mov	r3, r9
 8009d30:	1891      	adds	r1, r2, r2
 8009d32:	61b9      	str	r1, [r7, #24]
 8009d34:	415b      	adcs	r3, r3
 8009d36:	61fb      	str	r3, [r7, #28]
 8009d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d3c:	4641      	mov	r1, r8
 8009d3e:	1851      	adds	r1, r2, r1
 8009d40:	6139      	str	r1, [r7, #16]
 8009d42:	4649      	mov	r1, r9
 8009d44:	414b      	adcs	r3, r1
 8009d46:	617b      	str	r3, [r7, #20]
 8009d48:	f04f 0200 	mov.w	r2, #0
 8009d4c:	f04f 0300 	mov.w	r3, #0
 8009d50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009d54:	4659      	mov	r1, fp
 8009d56:	00cb      	lsls	r3, r1, #3
 8009d58:	4651      	mov	r1, sl
 8009d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d5e:	4651      	mov	r1, sl
 8009d60:	00ca      	lsls	r2, r1, #3
 8009d62:	4610      	mov	r0, r2
 8009d64:	4619      	mov	r1, r3
 8009d66:	4603      	mov	r3, r0
 8009d68:	4642      	mov	r2, r8
 8009d6a:	189b      	adds	r3, r3, r2
 8009d6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d70:	464b      	mov	r3, r9
 8009d72:	460a      	mov	r2, r1
 8009d74:	eb42 0303 	adc.w	r3, r2, r3
 8009d78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d88:	f04f 0200 	mov.w	r2, #0
 8009d8c:	f04f 0300 	mov.w	r3, #0
 8009d90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d94:	4649      	mov	r1, r9
 8009d96:	008b      	lsls	r3, r1, #2
 8009d98:	4641      	mov	r1, r8
 8009d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d9e:	4641      	mov	r1, r8
 8009da0:	008a      	lsls	r2, r1, #2
 8009da2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009da6:	f7f6 fa9b 	bl	80002e0 <__aeabi_uldivmod>
 8009daa:	4602      	mov	r2, r0
 8009dac:	460b      	mov	r3, r1
 8009dae:	4611      	mov	r1, r2
 8009db0:	4b38      	ldr	r3, [pc, #224]	@ (8009e94 <UART_SetConfig+0x4e4>)
 8009db2:	fba3 2301 	umull	r2, r3, r3, r1
 8009db6:	095b      	lsrs	r3, r3, #5
 8009db8:	2264      	movs	r2, #100	@ 0x64
 8009dba:	fb02 f303 	mul.w	r3, r2, r3
 8009dbe:	1acb      	subs	r3, r1, r3
 8009dc0:	011b      	lsls	r3, r3, #4
 8009dc2:	3332      	adds	r3, #50	@ 0x32
 8009dc4:	4a33      	ldr	r2, [pc, #204]	@ (8009e94 <UART_SetConfig+0x4e4>)
 8009dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8009dca:	095b      	lsrs	r3, r3, #5
 8009dcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009dd0:	441c      	add	r4, r3
 8009dd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	673b      	str	r3, [r7, #112]	@ 0x70
 8009dda:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ddc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009de0:	4642      	mov	r2, r8
 8009de2:	464b      	mov	r3, r9
 8009de4:	1891      	adds	r1, r2, r2
 8009de6:	60b9      	str	r1, [r7, #8]
 8009de8:	415b      	adcs	r3, r3
 8009dea:	60fb      	str	r3, [r7, #12]
 8009dec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009df0:	4641      	mov	r1, r8
 8009df2:	1851      	adds	r1, r2, r1
 8009df4:	6039      	str	r1, [r7, #0]
 8009df6:	4649      	mov	r1, r9
 8009df8:	414b      	adcs	r3, r1
 8009dfa:	607b      	str	r3, [r7, #4]
 8009dfc:	f04f 0200 	mov.w	r2, #0
 8009e00:	f04f 0300 	mov.w	r3, #0
 8009e04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009e08:	4659      	mov	r1, fp
 8009e0a:	00cb      	lsls	r3, r1, #3
 8009e0c:	4651      	mov	r1, sl
 8009e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e12:	4651      	mov	r1, sl
 8009e14:	00ca      	lsls	r2, r1, #3
 8009e16:	4610      	mov	r0, r2
 8009e18:	4619      	mov	r1, r3
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	4642      	mov	r2, r8
 8009e1e:	189b      	adds	r3, r3, r2
 8009e20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e22:	464b      	mov	r3, r9
 8009e24:	460a      	mov	r2, r1
 8009e26:	eb42 0303 	adc.w	r3, r2, r3
 8009e2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e36:	667a      	str	r2, [r7, #100]	@ 0x64
 8009e38:	f04f 0200 	mov.w	r2, #0
 8009e3c:	f04f 0300 	mov.w	r3, #0
 8009e40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009e44:	4649      	mov	r1, r9
 8009e46:	008b      	lsls	r3, r1, #2
 8009e48:	4641      	mov	r1, r8
 8009e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e4e:	4641      	mov	r1, r8
 8009e50:	008a      	lsls	r2, r1, #2
 8009e52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009e56:	f7f6 fa43 	bl	80002e0 <__aeabi_uldivmod>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e94 <UART_SetConfig+0x4e4>)
 8009e60:	fba3 1302 	umull	r1, r3, r3, r2
 8009e64:	095b      	lsrs	r3, r3, #5
 8009e66:	2164      	movs	r1, #100	@ 0x64
 8009e68:	fb01 f303 	mul.w	r3, r1, r3
 8009e6c:	1ad3      	subs	r3, r2, r3
 8009e6e:	011b      	lsls	r3, r3, #4
 8009e70:	3332      	adds	r3, #50	@ 0x32
 8009e72:	4a08      	ldr	r2, [pc, #32]	@ (8009e94 <UART_SetConfig+0x4e4>)
 8009e74:	fba2 2303 	umull	r2, r3, r2, r3
 8009e78:	095b      	lsrs	r3, r3, #5
 8009e7a:	f003 020f 	and.w	r2, r3, #15
 8009e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4422      	add	r2, r4
 8009e86:	609a      	str	r2, [r3, #8]
}
 8009e88:	bf00      	nop
 8009e8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e94:	51eb851f 	.word	0x51eb851f

08009e98 <sniprintf>:
 8009e98:	b40c      	push	{r2, r3}
 8009e9a:	b530      	push	{r4, r5, lr}
 8009e9c:	4b18      	ldr	r3, [pc, #96]	@ (8009f00 <sniprintf+0x68>)
 8009e9e:	1e0c      	subs	r4, r1, #0
 8009ea0:	681d      	ldr	r5, [r3, #0]
 8009ea2:	b09d      	sub	sp, #116	@ 0x74
 8009ea4:	da08      	bge.n	8009eb8 <sniprintf+0x20>
 8009ea6:	238b      	movs	r3, #139	@ 0x8b
 8009ea8:	602b      	str	r3, [r5, #0]
 8009eaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009eae:	b01d      	add	sp, #116	@ 0x74
 8009eb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009eb4:	b002      	add	sp, #8
 8009eb6:	4770      	bx	lr
 8009eb8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009ebc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009ec0:	f04f 0300 	mov.w	r3, #0
 8009ec4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009ec6:	bf14      	ite	ne
 8009ec8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009ecc:	4623      	moveq	r3, r4
 8009ece:	9304      	str	r3, [sp, #16]
 8009ed0:	9307      	str	r3, [sp, #28]
 8009ed2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009ed6:	9002      	str	r0, [sp, #8]
 8009ed8:	9006      	str	r0, [sp, #24]
 8009eda:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009ede:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009ee0:	ab21      	add	r3, sp, #132	@ 0x84
 8009ee2:	a902      	add	r1, sp, #8
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	9301      	str	r3, [sp, #4]
 8009ee8:	f000 f900 	bl	800a0ec <_svfiprintf_r>
 8009eec:	1c43      	adds	r3, r0, #1
 8009eee:	bfbc      	itt	lt
 8009ef0:	238b      	movlt	r3, #139	@ 0x8b
 8009ef2:	602b      	strlt	r3, [r5, #0]
 8009ef4:	2c00      	cmp	r4, #0
 8009ef6:	d0da      	beq.n	8009eae <sniprintf+0x16>
 8009ef8:	9b02      	ldr	r3, [sp, #8]
 8009efa:	2200      	movs	r2, #0
 8009efc:	701a      	strb	r2, [r3, #0]
 8009efe:	e7d6      	b.n	8009eae <sniprintf+0x16>
 8009f00:	20000014 	.word	0x20000014

08009f04 <siprintf>:
 8009f04:	b40e      	push	{r1, r2, r3}
 8009f06:	b510      	push	{r4, lr}
 8009f08:	b09d      	sub	sp, #116	@ 0x74
 8009f0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009f0c:	9002      	str	r0, [sp, #8]
 8009f0e:	9006      	str	r0, [sp, #24]
 8009f10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009f14:	480a      	ldr	r0, [pc, #40]	@ (8009f40 <siprintf+0x3c>)
 8009f16:	9107      	str	r1, [sp, #28]
 8009f18:	9104      	str	r1, [sp, #16]
 8009f1a:	490a      	ldr	r1, [pc, #40]	@ (8009f44 <siprintf+0x40>)
 8009f1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f20:	9105      	str	r1, [sp, #20]
 8009f22:	2400      	movs	r4, #0
 8009f24:	a902      	add	r1, sp, #8
 8009f26:	6800      	ldr	r0, [r0, #0]
 8009f28:	9301      	str	r3, [sp, #4]
 8009f2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009f2c:	f000 f8de 	bl	800a0ec <_svfiprintf_r>
 8009f30:	9b02      	ldr	r3, [sp, #8]
 8009f32:	701c      	strb	r4, [r3, #0]
 8009f34:	b01d      	add	sp, #116	@ 0x74
 8009f36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f3a:	b003      	add	sp, #12
 8009f3c:	4770      	bx	lr
 8009f3e:	bf00      	nop
 8009f40:	20000014 	.word	0x20000014
 8009f44:	ffff0208 	.word	0xffff0208

08009f48 <_vsiprintf_r>:
 8009f48:	b510      	push	{r4, lr}
 8009f4a:	b09a      	sub	sp, #104	@ 0x68
 8009f4c:	2400      	movs	r4, #0
 8009f4e:	9100      	str	r1, [sp, #0]
 8009f50:	9104      	str	r1, [sp, #16]
 8009f52:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009f56:	9105      	str	r1, [sp, #20]
 8009f58:	9102      	str	r1, [sp, #8]
 8009f5a:	4905      	ldr	r1, [pc, #20]	@ (8009f70 <_vsiprintf_r+0x28>)
 8009f5c:	9103      	str	r1, [sp, #12]
 8009f5e:	4669      	mov	r1, sp
 8009f60:	9419      	str	r4, [sp, #100]	@ 0x64
 8009f62:	f000 f8c3 	bl	800a0ec <_svfiprintf_r>
 8009f66:	9b00      	ldr	r3, [sp, #0]
 8009f68:	701c      	strb	r4, [r3, #0]
 8009f6a:	b01a      	add	sp, #104	@ 0x68
 8009f6c:	bd10      	pop	{r4, pc}
 8009f6e:	bf00      	nop
 8009f70:	ffff0208 	.word	0xffff0208

08009f74 <vsiprintf>:
 8009f74:	4613      	mov	r3, r2
 8009f76:	460a      	mov	r2, r1
 8009f78:	4601      	mov	r1, r0
 8009f7a:	4802      	ldr	r0, [pc, #8]	@ (8009f84 <vsiprintf+0x10>)
 8009f7c:	6800      	ldr	r0, [r0, #0]
 8009f7e:	f7ff bfe3 	b.w	8009f48 <_vsiprintf_r>
 8009f82:	bf00      	nop
 8009f84:	20000014 	.word	0x20000014

08009f88 <memset>:
 8009f88:	4402      	add	r2, r0
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d100      	bne.n	8009f92 <memset+0xa>
 8009f90:	4770      	bx	lr
 8009f92:	f803 1b01 	strb.w	r1, [r3], #1
 8009f96:	e7f9      	b.n	8009f8c <memset+0x4>

08009f98 <strncpy>:
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	3901      	subs	r1, #1
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	b132      	cbz	r2, 8009fae <strncpy+0x16>
 8009fa0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009fa4:	f803 4b01 	strb.w	r4, [r3], #1
 8009fa8:	3a01      	subs	r2, #1
 8009faa:	2c00      	cmp	r4, #0
 8009fac:	d1f7      	bne.n	8009f9e <strncpy+0x6>
 8009fae:	441a      	add	r2, r3
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d100      	bne.n	8009fb8 <strncpy+0x20>
 8009fb6:	bd10      	pop	{r4, pc}
 8009fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8009fbc:	e7f9      	b.n	8009fb2 <strncpy+0x1a>
	...

08009fc0 <__errno>:
 8009fc0:	4b01      	ldr	r3, [pc, #4]	@ (8009fc8 <__errno+0x8>)
 8009fc2:	6818      	ldr	r0, [r3, #0]
 8009fc4:	4770      	bx	lr
 8009fc6:	bf00      	nop
 8009fc8:	20000014 	.word	0x20000014

08009fcc <__libc_init_array>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	4d0d      	ldr	r5, [pc, #52]	@ (800a004 <__libc_init_array+0x38>)
 8009fd0:	4c0d      	ldr	r4, [pc, #52]	@ (800a008 <__libc_init_array+0x3c>)
 8009fd2:	1b64      	subs	r4, r4, r5
 8009fd4:	10a4      	asrs	r4, r4, #2
 8009fd6:	2600      	movs	r6, #0
 8009fd8:	42a6      	cmp	r6, r4
 8009fda:	d109      	bne.n	8009ff0 <__libc_init_array+0x24>
 8009fdc:	4d0b      	ldr	r5, [pc, #44]	@ (800a00c <__libc_init_array+0x40>)
 8009fde:	4c0c      	ldr	r4, [pc, #48]	@ (800a010 <__libc_init_array+0x44>)
 8009fe0:	f000 fc64 	bl	800a8ac <_init>
 8009fe4:	1b64      	subs	r4, r4, r5
 8009fe6:	10a4      	asrs	r4, r4, #2
 8009fe8:	2600      	movs	r6, #0
 8009fea:	42a6      	cmp	r6, r4
 8009fec:	d105      	bne.n	8009ffa <__libc_init_array+0x2e>
 8009fee:	bd70      	pop	{r4, r5, r6, pc}
 8009ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ff4:	4798      	blx	r3
 8009ff6:	3601      	adds	r6, #1
 8009ff8:	e7ee      	b.n	8009fd8 <__libc_init_array+0xc>
 8009ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ffe:	4798      	blx	r3
 800a000:	3601      	adds	r6, #1
 800a002:	e7f2      	b.n	8009fea <__libc_init_array+0x1e>
 800a004:	0800ac50 	.word	0x0800ac50
 800a008:	0800ac50 	.word	0x0800ac50
 800a00c:	0800ac50 	.word	0x0800ac50
 800a010:	0800ac54 	.word	0x0800ac54

0800a014 <__retarget_lock_acquire_recursive>:
 800a014:	4770      	bx	lr

0800a016 <__retarget_lock_release_recursive>:
 800a016:	4770      	bx	lr

0800a018 <memcpy>:
 800a018:	440a      	add	r2, r1
 800a01a:	4291      	cmp	r1, r2
 800a01c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a020:	d100      	bne.n	800a024 <memcpy+0xc>
 800a022:	4770      	bx	lr
 800a024:	b510      	push	{r4, lr}
 800a026:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a02a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a02e:	4291      	cmp	r1, r2
 800a030:	d1f9      	bne.n	800a026 <memcpy+0xe>
 800a032:	bd10      	pop	{r4, pc}

0800a034 <__ssputs_r>:
 800a034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	688e      	ldr	r6, [r1, #8]
 800a03a:	461f      	mov	r7, r3
 800a03c:	42be      	cmp	r6, r7
 800a03e:	680b      	ldr	r3, [r1, #0]
 800a040:	4682      	mov	sl, r0
 800a042:	460c      	mov	r4, r1
 800a044:	4690      	mov	r8, r2
 800a046:	d82d      	bhi.n	800a0a4 <__ssputs_r+0x70>
 800a048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a04c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a050:	d026      	beq.n	800a0a0 <__ssputs_r+0x6c>
 800a052:	6965      	ldr	r5, [r4, #20]
 800a054:	6909      	ldr	r1, [r1, #16]
 800a056:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a05a:	eba3 0901 	sub.w	r9, r3, r1
 800a05e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a062:	1c7b      	adds	r3, r7, #1
 800a064:	444b      	add	r3, r9
 800a066:	106d      	asrs	r5, r5, #1
 800a068:	429d      	cmp	r5, r3
 800a06a:	bf38      	it	cc
 800a06c:	461d      	movcc	r5, r3
 800a06e:	0553      	lsls	r3, r2, #21
 800a070:	d527      	bpl.n	800a0c2 <__ssputs_r+0x8e>
 800a072:	4629      	mov	r1, r5
 800a074:	f000 f958 	bl	800a328 <_malloc_r>
 800a078:	4606      	mov	r6, r0
 800a07a:	b360      	cbz	r0, 800a0d6 <__ssputs_r+0xa2>
 800a07c:	6921      	ldr	r1, [r4, #16]
 800a07e:	464a      	mov	r2, r9
 800a080:	f7ff ffca 	bl	800a018 <memcpy>
 800a084:	89a3      	ldrh	r3, [r4, #12]
 800a086:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a08e:	81a3      	strh	r3, [r4, #12]
 800a090:	6126      	str	r6, [r4, #16]
 800a092:	6165      	str	r5, [r4, #20]
 800a094:	444e      	add	r6, r9
 800a096:	eba5 0509 	sub.w	r5, r5, r9
 800a09a:	6026      	str	r6, [r4, #0]
 800a09c:	60a5      	str	r5, [r4, #8]
 800a09e:	463e      	mov	r6, r7
 800a0a0:	42be      	cmp	r6, r7
 800a0a2:	d900      	bls.n	800a0a6 <__ssputs_r+0x72>
 800a0a4:	463e      	mov	r6, r7
 800a0a6:	6820      	ldr	r0, [r4, #0]
 800a0a8:	4632      	mov	r2, r6
 800a0aa:	4641      	mov	r1, r8
 800a0ac:	f000 fb82 	bl	800a7b4 <memmove>
 800a0b0:	68a3      	ldr	r3, [r4, #8]
 800a0b2:	1b9b      	subs	r3, r3, r6
 800a0b4:	60a3      	str	r3, [r4, #8]
 800a0b6:	6823      	ldr	r3, [r4, #0]
 800a0b8:	4433      	add	r3, r6
 800a0ba:	6023      	str	r3, [r4, #0]
 800a0bc:	2000      	movs	r0, #0
 800a0be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0c2:	462a      	mov	r2, r5
 800a0c4:	f000 fb48 	bl	800a758 <_realloc_r>
 800a0c8:	4606      	mov	r6, r0
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d1e0      	bne.n	800a090 <__ssputs_r+0x5c>
 800a0ce:	6921      	ldr	r1, [r4, #16]
 800a0d0:	4650      	mov	r0, sl
 800a0d2:	f000 fb99 	bl	800a808 <_free_r>
 800a0d6:	230c      	movs	r3, #12
 800a0d8:	f8ca 3000 	str.w	r3, [sl]
 800a0dc:	89a3      	ldrh	r3, [r4, #12]
 800a0de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0e2:	81a3      	strh	r3, [r4, #12]
 800a0e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0e8:	e7e9      	b.n	800a0be <__ssputs_r+0x8a>
	...

0800a0ec <_svfiprintf_r>:
 800a0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0f0:	4698      	mov	r8, r3
 800a0f2:	898b      	ldrh	r3, [r1, #12]
 800a0f4:	061b      	lsls	r3, r3, #24
 800a0f6:	b09d      	sub	sp, #116	@ 0x74
 800a0f8:	4607      	mov	r7, r0
 800a0fa:	460d      	mov	r5, r1
 800a0fc:	4614      	mov	r4, r2
 800a0fe:	d510      	bpl.n	800a122 <_svfiprintf_r+0x36>
 800a100:	690b      	ldr	r3, [r1, #16]
 800a102:	b973      	cbnz	r3, 800a122 <_svfiprintf_r+0x36>
 800a104:	2140      	movs	r1, #64	@ 0x40
 800a106:	f000 f90f 	bl	800a328 <_malloc_r>
 800a10a:	6028      	str	r0, [r5, #0]
 800a10c:	6128      	str	r0, [r5, #16]
 800a10e:	b930      	cbnz	r0, 800a11e <_svfiprintf_r+0x32>
 800a110:	230c      	movs	r3, #12
 800a112:	603b      	str	r3, [r7, #0]
 800a114:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a118:	b01d      	add	sp, #116	@ 0x74
 800a11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11e:	2340      	movs	r3, #64	@ 0x40
 800a120:	616b      	str	r3, [r5, #20]
 800a122:	2300      	movs	r3, #0
 800a124:	9309      	str	r3, [sp, #36]	@ 0x24
 800a126:	2320      	movs	r3, #32
 800a128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a12c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a130:	2330      	movs	r3, #48	@ 0x30
 800a132:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a2d0 <_svfiprintf_r+0x1e4>
 800a136:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a13a:	f04f 0901 	mov.w	r9, #1
 800a13e:	4623      	mov	r3, r4
 800a140:	469a      	mov	sl, r3
 800a142:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a146:	b10a      	cbz	r2, 800a14c <_svfiprintf_r+0x60>
 800a148:	2a25      	cmp	r2, #37	@ 0x25
 800a14a:	d1f9      	bne.n	800a140 <_svfiprintf_r+0x54>
 800a14c:	ebba 0b04 	subs.w	fp, sl, r4
 800a150:	d00b      	beq.n	800a16a <_svfiprintf_r+0x7e>
 800a152:	465b      	mov	r3, fp
 800a154:	4622      	mov	r2, r4
 800a156:	4629      	mov	r1, r5
 800a158:	4638      	mov	r0, r7
 800a15a:	f7ff ff6b 	bl	800a034 <__ssputs_r>
 800a15e:	3001      	adds	r0, #1
 800a160:	f000 80a7 	beq.w	800a2b2 <_svfiprintf_r+0x1c6>
 800a164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a166:	445a      	add	r2, fp
 800a168:	9209      	str	r2, [sp, #36]	@ 0x24
 800a16a:	f89a 3000 	ldrb.w	r3, [sl]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f000 809f 	beq.w	800a2b2 <_svfiprintf_r+0x1c6>
 800a174:	2300      	movs	r3, #0
 800a176:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a17a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a17e:	f10a 0a01 	add.w	sl, sl, #1
 800a182:	9304      	str	r3, [sp, #16]
 800a184:	9307      	str	r3, [sp, #28]
 800a186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a18a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a18c:	4654      	mov	r4, sl
 800a18e:	2205      	movs	r2, #5
 800a190:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a194:	484e      	ldr	r0, [pc, #312]	@ (800a2d0 <_svfiprintf_r+0x1e4>)
 800a196:	f7f6 f853 	bl	8000240 <memchr>
 800a19a:	9a04      	ldr	r2, [sp, #16]
 800a19c:	b9d8      	cbnz	r0, 800a1d6 <_svfiprintf_r+0xea>
 800a19e:	06d0      	lsls	r0, r2, #27
 800a1a0:	bf44      	itt	mi
 800a1a2:	2320      	movmi	r3, #32
 800a1a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1a8:	0711      	lsls	r1, r2, #28
 800a1aa:	bf44      	itt	mi
 800a1ac:	232b      	movmi	r3, #43	@ 0x2b
 800a1ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1b8:	d015      	beq.n	800a1e6 <_svfiprintf_r+0xfa>
 800a1ba:	9a07      	ldr	r2, [sp, #28]
 800a1bc:	4654      	mov	r4, sl
 800a1be:	2000      	movs	r0, #0
 800a1c0:	f04f 0c0a 	mov.w	ip, #10
 800a1c4:	4621      	mov	r1, r4
 800a1c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ca:	3b30      	subs	r3, #48	@ 0x30
 800a1cc:	2b09      	cmp	r3, #9
 800a1ce:	d94b      	bls.n	800a268 <_svfiprintf_r+0x17c>
 800a1d0:	b1b0      	cbz	r0, 800a200 <_svfiprintf_r+0x114>
 800a1d2:	9207      	str	r2, [sp, #28]
 800a1d4:	e014      	b.n	800a200 <_svfiprintf_r+0x114>
 800a1d6:	eba0 0308 	sub.w	r3, r0, r8
 800a1da:	fa09 f303 	lsl.w	r3, r9, r3
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	9304      	str	r3, [sp, #16]
 800a1e2:	46a2      	mov	sl, r4
 800a1e4:	e7d2      	b.n	800a18c <_svfiprintf_r+0xa0>
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	1d19      	adds	r1, r3, #4
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	9103      	str	r1, [sp, #12]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	bfbb      	ittet	lt
 800a1f2:	425b      	neglt	r3, r3
 800a1f4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1f8:	9307      	strge	r3, [sp, #28]
 800a1fa:	9307      	strlt	r3, [sp, #28]
 800a1fc:	bfb8      	it	lt
 800a1fe:	9204      	strlt	r2, [sp, #16]
 800a200:	7823      	ldrb	r3, [r4, #0]
 800a202:	2b2e      	cmp	r3, #46	@ 0x2e
 800a204:	d10a      	bne.n	800a21c <_svfiprintf_r+0x130>
 800a206:	7863      	ldrb	r3, [r4, #1]
 800a208:	2b2a      	cmp	r3, #42	@ 0x2a
 800a20a:	d132      	bne.n	800a272 <_svfiprintf_r+0x186>
 800a20c:	9b03      	ldr	r3, [sp, #12]
 800a20e:	1d1a      	adds	r2, r3, #4
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	9203      	str	r2, [sp, #12]
 800a214:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a218:	3402      	adds	r4, #2
 800a21a:	9305      	str	r3, [sp, #20]
 800a21c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a2e0 <_svfiprintf_r+0x1f4>
 800a220:	7821      	ldrb	r1, [r4, #0]
 800a222:	2203      	movs	r2, #3
 800a224:	4650      	mov	r0, sl
 800a226:	f7f6 f80b 	bl	8000240 <memchr>
 800a22a:	b138      	cbz	r0, 800a23c <_svfiprintf_r+0x150>
 800a22c:	9b04      	ldr	r3, [sp, #16]
 800a22e:	eba0 000a 	sub.w	r0, r0, sl
 800a232:	2240      	movs	r2, #64	@ 0x40
 800a234:	4082      	lsls	r2, r0
 800a236:	4313      	orrs	r3, r2
 800a238:	3401      	adds	r4, #1
 800a23a:	9304      	str	r3, [sp, #16]
 800a23c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a240:	4824      	ldr	r0, [pc, #144]	@ (800a2d4 <_svfiprintf_r+0x1e8>)
 800a242:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a246:	2206      	movs	r2, #6
 800a248:	f7f5 fffa 	bl	8000240 <memchr>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d036      	beq.n	800a2be <_svfiprintf_r+0x1d2>
 800a250:	4b21      	ldr	r3, [pc, #132]	@ (800a2d8 <_svfiprintf_r+0x1ec>)
 800a252:	bb1b      	cbnz	r3, 800a29c <_svfiprintf_r+0x1b0>
 800a254:	9b03      	ldr	r3, [sp, #12]
 800a256:	3307      	adds	r3, #7
 800a258:	f023 0307 	bic.w	r3, r3, #7
 800a25c:	3308      	adds	r3, #8
 800a25e:	9303      	str	r3, [sp, #12]
 800a260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a262:	4433      	add	r3, r6
 800a264:	9309      	str	r3, [sp, #36]	@ 0x24
 800a266:	e76a      	b.n	800a13e <_svfiprintf_r+0x52>
 800a268:	fb0c 3202 	mla	r2, ip, r2, r3
 800a26c:	460c      	mov	r4, r1
 800a26e:	2001      	movs	r0, #1
 800a270:	e7a8      	b.n	800a1c4 <_svfiprintf_r+0xd8>
 800a272:	2300      	movs	r3, #0
 800a274:	3401      	adds	r4, #1
 800a276:	9305      	str	r3, [sp, #20]
 800a278:	4619      	mov	r1, r3
 800a27a:	f04f 0c0a 	mov.w	ip, #10
 800a27e:	4620      	mov	r0, r4
 800a280:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a284:	3a30      	subs	r2, #48	@ 0x30
 800a286:	2a09      	cmp	r2, #9
 800a288:	d903      	bls.n	800a292 <_svfiprintf_r+0x1a6>
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d0c6      	beq.n	800a21c <_svfiprintf_r+0x130>
 800a28e:	9105      	str	r1, [sp, #20]
 800a290:	e7c4      	b.n	800a21c <_svfiprintf_r+0x130>
 800a292:	fb0c 2101 	mla	r1, ip, r1, r2
 800a296:	4604      	mov	r4, r0
 800a298:	2301      	movs	r3, #1
 800a29a:	e7f0      	b.n	800a27e <_svfiprintf_r+0x192>
 800a29c:	ab03      	add	r3, sp, #12
 800a29e:	9300      	str	r3, [sp, #0]
 800a2a0:	462a      	mov	r2, r5
 800a2a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a2dc <_svfiprintf_r+0x1f0>)
 800a2a4:	a904      	add	r1, sp, #16
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	f3af 8000 	nop.w
 800a2ac:	1c42      	adds	r2, r0, #1
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	d1d6      	bne.n	800a260 <_svfiprintf_r+0x174>
 800a2b2:	89ab      	ldrh	r3, [r5, #12]
 800a2b4:	065b      	lsls	r3, r3, #25
 800a2b6:	f53f af2d 	bmi.w	800a114 <_svfiprintf_r+0x28>
 800a2ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2bc:	e72c      	b.n	800a118 <_svfiprintf_r+0x2c>
 800a2be:	ab03      	add	r3, sp, #12
 800a2c0:	9300      	str	r3, [sp, #0]
 800a2c2:	462a      	mov	r2, r5
 800a2c4:	4b05      	ldr	r3, [pc, #20]	@ (800a2dc <_svfiprintf_r+0x1f0>)
 800a2c6:	a904      	add	r1, sp, #16
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f000 f91b 	bl	800a504 <_printf_i>
 800a2ce:	e7ed      	b.n	800a2ac <_svfiprintf_r+0x1c0>
 800a2d0:	0800ac14 	.word	0x0800ac14
 800a2d4:	0800ac1e 	.word	0x0800ac1e
 800a2d8:	00000000 	.word	0x00000000
 800a2dc:	0800a035 	.word	0x0800a035
 800a2e0:	0800ac1a 	.word	0x0800ac1a

0800a2e4 <sbrk_aligned>:
 800a2e4:	b570      	push	{r4, r5, r6, lr}
 800a2e6:	4e0f      	ldr	r6, [pc, #60]	@ (800a324 <sbrk_aligned+0x40>)
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	6831      	ldr	r1, [r6, #0]
 800a2ec:	4605      	mov	r5, r0
 800a2ee:	b911      	cbnz	r1, 800a2f6 <sbrk_aligned+0x12>
 800a2f0:	f000 fa7a 	bl	800a7e8 <_sbrk_r>
 800a2f4:	6030      	str	r0, [r6, #0]
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f000 fa75 	bl	800a7e8 <_sbrk_r>
 800a2fe:	1c43      	adds	r3, r0, #1
 800a300:	d103      	bne.n	800a30a <sbrk_aligned+0x26>
 800a302:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a306:	4620      	mov	r0, r4
 800a308:	bd70      	pop	{r4, r5, r6, pc}
 800a30a:	1cc4      	adds	r4, r0, #3
 800a30c:	f024 0403 	bic.w	r4, r4, #3
 800a310:	42a0      	cmp	r0, r4
 800a312:	d0f8      	beq.n	800a306 <sbrk_aligned+0x22>
 800a314:	1a21      	subs	r1, r4, r0
 800a316:	4628      	mov	r0, r5
 800a318:	f000 fa66 	bl	800a7e8 <_sbrk_r>
 800a31c:	3001      	adds	r0, #1
 800a31e:	d1f2      	bne.n	800a306 <sbrk_aligned+0x22>
 800a320:	e7ef      	b.n	800a302 <sbrk_aligned+0x1e>
 800a322:	bf00      	nop
 800a324:	20002740 	.word	0x20002740

0800a328 <_malloc_r>:
 800a328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a32c:	1ccd      	adds	r5, r1, #3
 800a32e:	f025 0503 	bic.w	r5, r5, #3
 800a332:	3508      	adds	r5, #8
 800a334:	2d0c      	cmp	r5, #12
 800a336:	bf38      	it	cc
 800a338:	250c      	movcc	r5, #12
 800a33a:	2d00      	cmp	r5, #0
 800a33c:	4606      	mov	r6, r0
 800a33e:	db01      	blt.n	800a344 <_malloc_r+0x1c>
 800a340:	42a9      	cmp	r1, r5
 800a342:	d904      	bls.n	800a34e <_malloc_r+0x26>
 800a344:	230c      	movs	r3, #12
 800a346:	6033      	str	r3, [r6, #0]
 800a348:	2000      	movs	r0, #0
 800a34a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a34e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a424 <_malloc_r+0xfc>
 800a352:	f000 f9f5 	bl	800a740 <__malloc_lock>
 800a356:	f8d8 3000 	ldr.w	r3, [r8]
 800a35a:	461c      	mov	r4, r3
 800a35c:	bb44      	cbnz	r4, 800a3b0 <_malloc_r+0x88>
 800a35e:	4629      	mov	r1, r5
 800a360:	4630      	mov	r0, r6
 800a362:	f7ff ffbf 	bl	800a2e4 <sbrk_aligned>
 800a366:	1c43      	adds	r3, r0, #1
 800a368:	4604      	mov	r4, r0
 800a36a:	d158      	bne.n	800a41e <_malloc_r+0xf6>
 800a36c:	f8d8 4000 	ldr.w	r4, [r8]
 800a370:	4627      	mov	r7, r4
 800a372:	2f00      	cmp	r7, #0
 800a374:	d143      	bne.n	800a3fe <_malloc_r+0xd6>
 800a376:	2c00      	cmp	r4, #0
 800a378:	d04b      	beq.n	800a412 <_malloc_r+0xea>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	4639      	mov	r1, r7
 800a37e:	4630      	mov	r0, r6
 800a380:	eb04 0903 	add.w	r9, r4, r3
 800a384:	f000 fa30 	bl	800a7e8 <_sbrk_r>
 800a388:	4581      	cmp	r9, r0
 800a38a:	d142      	bne.n	800a412 <_malloc_r+0xea>
 800a38c:	6821      	ldr	r1, [r4, #0]
 800a38e:	1a6d      	subs	r5, r5, r1
 800a390:	4629      	mov	r1, r5
 800a392:	4630      	mov	r0, r6
 800a394:	f7ff ffa6 	bl	800a2e4 <sbrk_aligned>
 800a398:	3001      	adds	r0, #1
 800a39a:	d03a      	beq.n	800a412 <_malloc_r+0xea>
 800a39c:	6823      	ldr	r3, [r4, #0]
 800a39e:	442b      	add	r3, r5
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	bb62      	cbnz	r2, 800a404 <_malloc_r+0xdc>
 800a3aa:	f8c8 7000 	str.w	r7, [r8]
 800a3ae:	e00f      	b.n	800a3d0 <_malloc_r+0xa8>
 800a3b0:	6822      	ldr	r2, [r4, #0]
 800a3b2:	1b52      	subs	r2, r2, r5
 800a3b4:	d420      	bmi.n	800a3f8 <_malloc_r+0xd0>
 800a3b6:	2a0b      	cmp	r2, #11
 800a3b8:	d917      	bls.n	800a3ea <_malloc_r+0xc2>
 800a3ba:	1961      	adds	r1, r4, r5
 800a3bc:	42a3      	cmp	r3, r4
 800a3be:	6025      	str	r5, [r4, #0]
 800a3c0:	bf18      	it	ne
 800a3c2:	6059      	strne	r1, [r3, #4]
 800a3c4:	6863      	ldr	r3, [r4, #4]
 800a3c6:	bf08      	it	eq
 800a3c8:	f8c8 1000 	streq.w	r1, [r8]
 800a3cc:	5162      	str	r2, [r4, r5]
 800a3ce:	604b      	str	r3, [r1, #4]
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f000 f9bb 	bl	800a74c <__malloc_unlock>
 800a3d6:	f104 000b 	add.w	r0, r4, #11
 800a3da:	1d23      	adds	r3, r4, #4
 800a3dc:	f020 0007 	bic.w	r0, r0, #7
 800a3e0:	1ac2      	subs	r2, r0, r3
 800a3e2:	bf1c      	itt	ne
 800a3e4:	1a1b      	subne	r3, r3, r0
 800a3e6:	50a3      	strne	r3, [r4, r2]
 800a3e8:	e7af      	b.n	800a34a <_malloc_r+0x22>
 800a3ea:	6862      	ldr	r2, [r4, #4]
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	bf0c      	ite	eq
 800a3f0:	f8c8 2000 	streq.w	r2, [r8]
 800a3f4:	605a      	strne	r2, [r3, #4]
 800a3f6:	e7eb      	b.n	800a3d0 <_malloc_r+0xa8>
 800a3f8:	4623      	mov	r3, r4
 800a3fa:	6864      	ldr	r4, [r4, #4]
 800a3fc:	e7ae      	b.n	800a35c <_malloc_r+0x34>
 800a3fe:	463c      	mov	r4, r7
 800a400:	687f      	ldr	r7, [r7, #4]
 800a402:	e7b6      	b.n	800a372 <_malloc_r+0x4a>
 800a404:	461a      	mov	r2, r3
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	42a3      	cmp	r3, r4
 800a40a:	d1fb      	bne.n	800a404 <_malloc_r+0xdc>
 800a40c:	2300      	movs	r3, #0
 800a40e:	6053      	str	r3, [r2, #4]
 800a410:	e7de      	b.n	800a3d0 <_malloc_r+0xa8>
 800a412:	230c      	movs	r3, #12
 800a414:	6033      	str	r3, [r6, #0]
 800a416:	4630      	mov	r0, r6
 800a418:	f000 f998 	bl	800a74c <__malloc_unlock>
 800a41c:	e794      	b.n	800a348 <_malloc_r+0x20>
 800a41e:	6005      	str	r5, [r0, #0]
 800a420:	e7d6      	b.n	800a3d0 <_malloc_r+0xa8>
 800a422:	bf00      	nop
 800a424:	20002744 	.word	0x20002744

0800a428 <_printf_common>:
 800a428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a42c:	4616      	mov	r6, r2
 800a42e:	4698      	mov	r8, r3
 800a430:	688a      	ldr	r2, [r1, #8]
 800a432:	690b      	ldr	r3, [r1, #16]
 800a434:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a438:	4293      	cmp	r3, r2
 800a43a:	bfb8      	it	lt
 800a43c:	4613      	movlt	r3, r2
 800a43e:	6033      	str	r3, [r6, #0]
 800a440:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a444:	4607      	mov	r7, r0
 800a446:	460c      	mov	r4, r1
 800a448:	b10a      	cbz	r2, 800a44e <_printf_common+0x26>
 800a44a:	3301      	adds	r3, #1
 800a44c:	6033      	str	r3, [r6, #0]
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	0699      	lsls	r1, r3, #26
 800a452:	bf42      	ittt	mi
 800a454:	6833      	ldrmi	r3, [r6, #0]
 800a456:	3302      	addmi	r3, #2
 800a458:	6033      	strmi	r3, [r6, #0]
 800a45a:	6825      	ldr	r5, [r4, #0]
 800a45c:	f015 0506 	ands.w	r5, r5, #6
 800a460:	d106      	bne.n	800a470 <_printf_common+0x48>
 800a462:	f104 0a19 	add.w	sl, r4, #25
 800a466:	68e3      	ldr	r3, [r4, #12]
 800a468:	6832      	ldr	r2, [r6, #0]
 800a46a:	1a9b      	subs	r3, r3, r2
 800a46c:	42ab      	cmp	r3, r5
 800a46e:	dc26      	bgt.n	800a4be <_printf_common+0x96>
 800a470:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a474:	6822      	ldr	r2, [r4, #0]
 800a476:	3b00      	subs	r3, #0
 800a478:	bf18      	it	ne
 800a47a:	2301      	movne	r3, #1
 800a47c:	0692      	lsls	r2, r2, #26
 800a47e:	d42b      	bmi.n	800a4d8 <_printf_common+0xb0>
 800a480:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a484:	4641      	mov	r1, r8
 800a486:	4638      	mov	r0, r7
 800a488:	47c8      	blx	r9
 800a48a:	3001      	adds	r0, #1
 800a48c:	d01e      	beq.n	800a4cc <_printf_common+0xa4>
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	6922      	ldr	r2, [r4, #16]
 800a492:	f003 0306 	and.w	r3, r3, #6
 800a496:	2b04      	cmp	r3, #4
 800a498:	bf02      	ittt	eq
 800a49a:	68e5      	ldreq	r5, [r4, #12]
 800a49c:	6833      	ldreq	r3, [r6, #0]
 800a49e:	1aed      	subeq	r5, r5, r3
 800a4a0:	68a3      	ldr	r3, [r4, #8]
 800a4a2:	bf0c      	ite	eq
 800a4a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a4a8:	2500      	movne	r5, #0
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	bfc4      	itt	gt
 800a4ae:	1a9b      	subgt	r3, r3, r2
 800a4b0:	18ed      	addgt	r5, r5, r3
 800a4b2:	2600      	movs	r6, #0
 800a4b4:	341a      	adds	r4, #26
 800a4b6:	42b5      	cmp	r5, r6
 800a4b8:	d11a      	bne.n	800a4f0 <_printf_common+0xc8>
 800a4ba:	2000      	movs	r0, #0
 800a4bc:	e008      	b.n	800a4d0 <_printf_common+0xa8>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4652      	mov	r2, sl
 800a4c2:	4641      	mov	r1, r8
 800a4c4:	4638      	mov	r0, r7
 800a4c6:	47c8      	blx	r9
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	d103      	bne.n	800a4d4 <_printf_common+0xac>
 800a4cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4d4:	3501      	adds	r5, #1
 800a4d6:	e7c6      	b.n	800a466 <_printf_common+0x3e>
 800a4d8:	18e1      	adds	r1, r4, r3
 800a4da:	1c5a      	adds	r2, r3, #1
 800a4dc:	2030      	movs	r0, #48	@ 0x30
 800a4de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4e2:	4422      	add	r2, r4
 800a4e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4ec:	3302      	adds	r3, #2
 800a4ee:	e7c7      	b.n	800a480 <_printf_common+0x58>
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	4622      	mov	r2, r4
 800a4f4:	4641      	mov	r1, r8
 800a4f6:	4638      	mov	r0, r7
 800a4f8:	47c8      	blx	r9
 800a4fa:	3001      	adds	r0, #1
 800a4fc:	d0e6      	beq.n	800a4cc <_printf_common+0xa4>
 800a4fe:	3601      	adds	r6, #1
 800a500:	e7d9      	b.n	800a4b6 <_printf_common+0x8e>
	...

0800a504 <_printf_i>:
 800a504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a508:	7e0f      	ldrb	r7, [r1, #24]
 800a50a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a50c:	2f78      	cmp	r7, #120	@ 0x78
 800a50e:	4691      	mov	r9, r2
 800a510:	4680      	mov	r8, r0
 800a512:	460c      	mov	r4, r1
 800a514:	469a      	mov	sl, r3
 800a516:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a51a:	d807      	bhi.n	800a52c <_printf_i+0x28>
 800a51c:	2f62      	cmp	r7, #98	@ 0x62
 800a51e:	d80a      	bhi.n	800a536 <_printf_i+0x32>
 800a520:	2f00      	cmp	r7, #0
 800a522:	f000 80d1 	beq.w	800a6c8 <_printf_i+0x1c4>
 800a526:	2f58      	cmp	r7, #88	@ 0x58
 800a528:	f000 80b8 	beq.w	800a69c <_printf_i+0x198>
 800a52c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a530:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a534:	e03a      	b.n	800a5ac <_printf_i+0xa8>
 800a536:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a53a:	2b15      	cmp	r3, #21
 800a53c:	d8f6      	bhi.n	800a52c <_printf_i+0x28>
 800a53e:	a101      	add	r1, pc, #4	@ (adr r1, 800a544 <_printf_i+0x40>)
 800a540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a544:	0800a59d 	.word	0x0800a59d
 800a548:	0800a5b1 	.word	0x0800a5b1
 800a54c:	0800a52d 	.word	0x0800a52d
 800a550:	0800a52d 	.word	0x0800a52d
 800a554:	0800a52d 	.word	0x0800a52d
 800a558:	0800a52d 	.word	0x0800a52d
 800a55c:	0800a5b1 	.word	0x0800a5b1
 800a560:	0800a52d 	.word	0x0800a52d
 800a564:	0800a52d 	.word	0x0800a52d
 800a568:	0800a52d 	.word	0x0800a52d
 800a56c:	0800a52d 	.word	0x0800a52d
 800a570:	0800a6af 	.word	0x0800a6af
 800a574:	0800a5db 	.word	0x0800a5db
 800a578:	0800a669 	.word	0x0800a669
 800a57c:	0800a52d 	.word	0x0800a52d
 800a580:	0800a52d 	.word	0x0800a52d
 800a584:	0800a6d1 	.word	0x0800a6d1
 800a588:	0800a52d 	.word	0x0800a52d
 800a58c:	0800a5db 	.word	0x0800a5db
 800a590:	0800a52d 	.word	0x0800a52d
 800a594:	0800a52d 	.word	0x0800a52d
 800a598:	0800a671 	.word	0x0800a671
 800a59c:	6833      	ldr	r3, [r6, #0]
 800a59e:	1d1a      	adds	r2, r3, #4
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	6032      	str	r2, [r6, #0]
 800a5a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	e09c      	b.n	800a6ea <_printf_i+0x1e6>
 800a5b0:	6833      	ldr	r3, [r6, #0]
 800a5b2:	6820      	ldr	r0, [r4, #0]
 800a5b4:	1d19      	adds	r1, r3, #4
 800a5b6:	6031      	str	r1, [r6, #0]
 800a5b8:	0606      	lsls	r6, r0, #24
 800a5ba:	d501      	bpl.n	800a5c0 <_printf_i+0xbc>
 800a5bc:	681d      	ldr	r5, [r3, #0]
 800a5be:	e003      	b.n	800a5c8 <_printf_i+0xc4>
 800a5c0:	0645      	lsls	r5, r0, #25
 800a5c2:	d5fb      	bpl.n	800a5bc <_printf_i+0xb8>
 800a5c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a5c8:	2d00      	cmp	r5, #0
 800a5ca:	da03      	bge.n	800a5d4 <_printf_i+0xd0>
 800a5cc:	232d      	movs	r3, #45	@ 0x2d
 800a5ce:	426d      	negs	r5, r5
 800a5d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5d4:	4858      	ldr	r0, [pc, #352]	@ (800a738 <_printf_i+0x234>)
 800a5d6:	230a      	movs	r3, #10
 800a5d8:	e011      	b.n	800a5fe <_printf_i+0xfa>
 800a5da:	6821      	ldr	r1, [r4, #0]
 800a5dc:	6833      	ldr	r3, [r6, #0]
 800a5de:	0608      	lsls	r0, r1, #24
 800a5e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5e4:	d402      	bmi.n	800a5ec <_printf_i+0xe8>
 800a5e6:	0649      	lsls	r1, r1, #25
 800a5e8:	bf48      	it	mi
 800a5ea:	b2ad      	uxthmi	r5, r5
 800a5ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5ee:	4852      	ldr	r0, [pc, #328]	@ (800a738 <_printf_i+0x234>)
 800a5f0:	6033      	str	r3, [r6, #0]
 800a5f2:	bf14      	ite	ne
 800a5f4:	230a      	movne	r3, #10
 800a5f6:	2308      	moveq	r3, #8
 800a5f8:	2100      	movs	r1, #0
 800a5fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5fe:	6866      	ldr	r6, [r4, #4]
 800a600:	60a6      	str	r6, [r4, #8]
 800a602:	2e00      	cmp	r6, #0
 800a604:	db05      	blt.n	800a612 <_printf_i+0x10e>
 800a606:	6821      	ldr	r1, [r4, #0]
 800a608:	432e      	orrs	r6, r5
 800a60a:	f021 0104 	bic.w	r1, r1, #4
 800a60e:	6021      	str	r1, [r4, #0]
 800a610:	d04b      	beq.n	800a6aa <_printf_i+0x1a6>
 800a612:	4616      	mov	r6, r2
 800a614:	fbb5 f1f3 	udiv	r1, r5, r3
 800a618:	fb03 5711 	mls	r7, r3, r1, r5
 800a61c:	5dc7      	ldrb	r7, [r0, r7]
 800a61e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a622:	462f      	mov	r7, r5
 800a624:	42bb      	cmp	r3, r7
 800a626:	460d      	mov	r5, r1
 800a628:	d9f4      	bls.n	800a614 <_printf_i+0x110>
 800a62a:	2b08      	cmp	r3, #8
 800a62c:	d10b      	bne.n	800a646 <_printf_i+0x142>
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	07df      	lsls	r7, r3, #31
 800a632:	d508      	bpl.n	800a646 <_printf_i+0x142>
 800a634:	6923      	ldr	r3, [r4, #16]
 800a636:	6861      	ldr	r1, [r4, #4]
 800a638:	4299      	cmp	r1, r3
 800a63a:	bfde      	ittt	le
 800a63c:	2330      	movle	r3, #48	@ 0x30
 800a63e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a642:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a646:	1b92      	subs	r2, r2, r6
 800a648:	6122      	str	r2, [r4, #16]
 800a64a:	f8cd a000 	str.w	sl, [sp]
 800a64e:	464b      	mov	r3, r9
 800a650:	aa03      	add	r2, sp, #12
 800a652:	4621      	mov	r1, r4
 800a654:	4640      	mov	r0, r8
 800a656:	f7ff fee7 	bl	800a428 <_printf_common>
 800a65a:	3001      	adds	r0, #1
 800a65c:	d14a      	bne.n	800a6f4 <_printf_i+0x1f0>
 800a65e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a662:	b004      	add	sp, #16
 800a664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a668:	6823      	ldr	r3, [r4, #0]
 800a66a:	f043 0320 	orr.w	r3, r3, #32
 800a66e:	6023      	str	r3, [r4, #0]
 800a670:	4832      	ldr	r0, [pc, #200]	@ (800a73c <_printf_i+0x238>)
 800a672:	2778      	movs	r7, #120	@ 0x78
 800a674:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a678:	6823      	ldr	r3, [r4, #0]
 800a67a:	6831      	ldr	r1, [r6, #0]
 800a67c:	061f      	lsls	r7, r3, #24
 800a67e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a682:	d402      	bmi.n	800a68a <_printf_i+0x186>
 800a684:	065f      	lsls	r7, r3, #25
 800a686:	bf48      	it	mi
 800a688:	b2ad      	uxthmi	r5, r5
 800a68a:	6031      	str	r1, [r6, #0]
 800a68c:	07d9      	lsls	r1, r3, #31
 800a68e:	bf44      	itt	mi
 800a690:	f043 0320 	orrmi.w	r3, r3, #32
 800a694:	6023      	strmi	r3, [r4, #0]
 800a696:	b11d      	cbz	r5, 800a6a0 <_printf_i+0x19c>
 800a698:	2310      	movs	r3, #16
 800a69a:	e7ad      	b.n	800a5f8 <_printf_i+0xf4>
 800a69c:	4826      	ldr	r0, [pc, #152]	@ (800a738 <_printf_i+0x234>)
 800a69e:	e7e9      	b.n	800a674 <_printf_i+0x170>
 800a6a0:	6823      	ldr	r3, [r4, #0]
 800a6a2:	f023 0320 	bic.w	r3, r3, #32
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	e7f6      	b.n	800a698 <_printf_i+0x194>
 800a6aa:	4616      	mov	r6, r2
 800a6ac:	e7bd      	b.n	800a62a <_printf_i+0x126>
 800a6ae:	6833      	ldr	r3, [r6, #0]
 800a6b0:	6825      	ldr	r5, [r4, #0]
 800a6b2:	6961      	ldr	r1, [r4, #20]
 800a6b4:	1d18      	adds	r0, r3, #4
 800a6b6:	6030      	str	r0, [r6, #0]
 800a6b8:	062e      	lsls	r6, r5, #24
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	d501      	bpl.n	800a6c2 <_printf_i+0x1be>
 800a6be:	6019      	str	r1, [r3, #0]
 800a6c0:	e002      	b.n	800a6c8 <_printf_i+0x1c4>
 800a6c2:	0668      	lsls	r0, r5, #25
 800a6c4:	d5fb      	bpl.n	800a6be <_printf_i+0x1ba>
 800a6c6:	8019      	strh	r1, [r3, #0]
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	6123      	str	r3, [r4, #16]
 800a6cc:	4616      	mov	r6, r2
 800a6ce:	e7bc      	b.n	800a64a <_printf_i+0x146>
 800a6d0:	6833      	ldr	r3, [r6, #0]
 800a6d2:	1d1a      	adds	r2, r3, #4
 800a6d4:	6032      	str	r2, [r6, #0]
 800a6d6:	681e      	ldr	r6, [r3, #0]
 800a6d8:	6862      	ldr	r2, [r4, #4]
 800a6da:	2100      	movs	r1, #0
 800a6dc:	4630      	mov	r0, r6
 800a6de:	f7f5 fdaf 	bl	8000240 <memchr>
 800a6e2:	b108      	cbz	r0, 800a6e8 <_printf_i+0x1e4>
 800a6e4:	1b80      	subs	r0, r0, r6
 800a6e6:	6060      	str	r0, [r4, #4]
 800a6e8:	6863      	ldr	r3, [r4, #4]
 800a6ea:	6123      	str	r3, [r4, #16]
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6f2:	e7aa      	b.n	800a64a <_printf_i+0x146>
 800a6f4:	6923      	ldr	r3, [r4, #16]
 800a6f6:	4632      	mov	r2, r6
 800a6f8:	4649      	mov	r1, r9
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	47d0      	blx	sl
 800a6fe:	3001      	adds	r0, #1
 800a700:	d0ad      	beq.n	800a65e <_printf_i+0x15a>
 800a702:	6823      	ldr	r3, [r4, #0]
 800a704:	079b      	lsls	r3, r3, #30
 800a706:	d413      	bmi.n	800a730 <_printf_i+0x22c>
 800a708:	68e0      	ldr	r0, [r4, #12]
 800a70a:	9b03      	ldr	r3, [sp, #12]
 800a70c:	4298      	cmp	r0, r3
 800a70e:	bfb8      	it	lt
 800a710:	4618      	movlt	r0, r3
 800a712:	e7a6      	b.n	800a662 <_printf_i+0x15e>
 800a714:	2301      	movs	r3, #1
 800a716:	4632      	mov	r2, r6
 800a718:	4649      	mov	r1, r9
 800a71a:	4640      	mov	r0, r8
 800a71c:	47d0      	blx	sl
 800a71e:	3001      	adds	r0, #1
 800a720:	d09d      	beq.n	800a65e <_printf_i+0x15a>
 800a722:	3501      	adds	r5, #1
 800a724:	68e3      	ldr	r3, [r4, #12]
 800a726:	9903      	ldr	r1, [sp, #12]
 800a728:	1a5b      	subs	r3, r3, r1
 800a72a:	42ab      	cmp	r3, r5
 800a72c:	dcf2      	bgt.n	800a714 <_printf_i+0x210>
 800a72e:	e7eb      	b.n	800a708 <_printf_i+0x204>
 800a730:	2500      	movs	r5, #0
 800a732:	f104 0619 	add.w	r6, r4, #25
 800a736:	e7f5      	b.n	800a724 <_printf_i+0x220>
 800a738:	0800ac25 	.word	0x0800ac25
 800a73c:	0800ac36 	.word	0x0800ac36

0800a740 <__malloc_lock>:
 800a740:	4801      	ldr	r0, [pc, #4]	@ (800a748 <__malloc_lock+0x8>)
 800a742:	f7ff bc67 	b.w	800a014 <__retarget_lock_acquire_recursive>
 800a746:	bf00      	nop
 800a748:	2000273c 	.word	0x2000273c

0800a74c <__malloc_unlock>:
 800a74c:	4801      	ldr	r0, [pc, #4]	@ (800a754 <__malloc_unlock+0x8>)
 800a74e:	f7ff bc62 	b.w	800a016 <__retarget_lock_release_recursive>
 800a752:	bf00      	nop
 800a754:	2000273c 	.word	0x2000273c

0800a758 <_realloc_r>:
 800a758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a75c:	4607      	mov	r7, r0
 800a75e:	4614      	mov	r4, r2
 800a760:	460d      	mov	r5, r1
 800a762:	b921      	cbnz	r1, 800a76e <_realloc_r+0x16>
 800a764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a768:	4611      	mov	r1, r2
 800a76a:	f7ff bddd 	b.w	800a328 <_malloc_r>
 800a76e:	b92a      	cbnz	r2, 800a77c <_realloc_r+0x24>
 800a770:	f000 f84a 	bl	800a808 <_free_r>
 800a774:	4625      	mov	r5, r4
 800a776:	4628      	mov	r0, r5
 800a778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a77c:	f000 f88e 	bl	800a89c <_malloc_usable_size_r>
 800a780:	4284      	cmp	r4, r0
 800a782:	4606      	mov	r6, r0
 800a784:	d802      	bhi.n	800a78c <_realloc_r+0x34>
 800a786:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a78a:	d8f4      	bhi.n	800a776 <_realloc_r+0x1e>
 800a78c:	4621      	mov	r1, r4
 800a78e:	4638      	mov	r0, r7
 800a790:	f7ff fdca 	bl	800a328 <_malloc_r>
 800a794:	4680      	mov	r8, r0
 800a796:	b908      	cbnz	r0, 800a79c <_realloc_r+0x44>
 800a798:	4645      	mov	r5, r8
 800a79a:	e7ec      	b.n	800a776 <_realloc_r+0x1e>
 800a79c:	42b4      	cmp	r4, r6
 800a79e:	4622      	mov	r2, r4
 800a7a0:	4629      	mov	r1, r5
 800a7a2:	bf28      	it	cs
 800a7a4:	4632      	movcs	r2, r6
 800a7a6:	f7ff fc37 	bl	800a018 <memcpy>
 800a7aa:	4629      	mov	r1, r5
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	f000 f82b 	bl	800a808 <_free_r>
 800a7b2:	e7f1      	b.n	800a798 <_realloc_r+0x40>

0800a7b4 <memmove>:
 800a7b4:	4288      	cmp	r0, r1
 800a7b6:	b510      	push	{r4, lr}
 800a7b8:	eb01 0402 	add.w	r4, r1, r2
 800a7bc:	d902      	bls.n	800a7c4 <memmove+0x10>
 800a7be:	4284      	cmp	r4, r0
 800a7c0:	4623      	mov	r3, r4
 800a7c2:	d807      	bhi.n	800a7d4 <memmove+0x20>
 800a7c4:	1e43      	subs	r3, r0, #1
 800a7c6:	42a1      	cmp	r1, r4
 800a7c8:	d008      	beq.n	800a7dc <memmove+0x28>
 800a7ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7d2:	e7f8      	b.n	800a7c6 <memmove+0x12>
 800a7d4:	4402      	add	r2, r0
 800a7d6:	4601      	mov	r1, r0
 800a7d8:	428a      	cmp	r2, r1
 800a7da:	d100      	bne.n	800a7de <memmove+0x2a>
 800a7dc:	bd10      	pop	{r4, pc}
 800a7de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a7e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a7e6:	e7f7      	b.n	800a7d8 <memmove+0x24>

0800a7e8 <_sbrk_r>:
 800a7e8:	b538      	push	{r3, r4, r5, lr}
 800a7ea:	4d06      	ldr	r5, [pc, #24]	@ (800a804 <_sbrk_r+0x1c>)
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	4608      	mov	r0, r1
 800a7f2:	602b      	str	r3, [r5, #0]
 800a7f4:	f7f8 febc 	bl	8003570 <_sbrk>
 800a7f8:	1c43      	adds	r3, r0, #1
 800a7fa:	d102      	bne.n	800a802 <_sbrk_r+0x1a>
 800a7fc:	682b      	ldr	r3, [r5, #0]
 800a7fe:	b103      	cbz	r3, 800a802 <_sbrk_r+0x1a>
 800a800:	6023      	str	r3, [r4, #0]
 800a802:	bd38      	pop	{r3, r4, r5, pc}
 800a804:	20002748 	.word	0x20002748

0800a808 <_free_r>:
 800a808:	b538      	push	{r3, r4, r5, lr}
 800a80a:	4605      	mov	r5, r0
 800a80c:	2900      	cmp	r1, #0
 800a80e:	d041      	beq.n	800a894 <_free_r+0x8c>
 800a810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a814:	1f0c      	subs	r4, r1, #4
 800a816:	2b00      	cmp	r3, #0
 800a818:	bfb8      	it	lt
 800a81a:	18e4      	addlt	r4, r4, r3
 800a81c:	f7ff ff90 	bl	800a740 <__malloc_lock>
 800a820:	4a1d      	ldr	r2, [pc, #116]	@ (800a898 <_free_r+0x90>)
 800a822:	6813      	ldr	r3, [r2, #0]
 800a824:	b933      	cbnz	r3, 800a834 <_free_r+0x2c>
 800a826:	6063      	str	r3, [r4, #4]
 800a828:	6014      	str	r4, [r2, #0]
 800a82a:	4628      	mov	r0, r5
 800a82c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a830:	f7ff bf8c 	b.w	800a74c <__malloc_unlock>
 800a834:	42a3      	cmp	r3, r4
 800a836:	d908      	bls.n	800a84a <_free_r+0x42>
 800a838:	6820      	ldr	r0, [r4, #0]
 800a83a:	1821      	adds	r1, r4, r0
 800a83c:	428b      	cmp	r3, r1
 800a83e:	bf01      	itttt	eq
 800a840:	6819      	ldreq	r1, [r3, #0]
 800a842:	685b      	ldreq	r3, [r3, #4]
 800a844:	1809      	addeq	r1, r1, r0
 800a846:	6021      	streq	r1, [r4, #0]
 800a848:	e7ed      	b.n	800a826 <_free_r+0x1e>
 800a84a:	461a      	mov	r2, r3
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	b10b      	cbz	r3, 800a854 <_free_r+0x4c>
 800a850:	42a3      	cmp	r3, r4
 800a852:	d9fa      	bls.n	800a84a <_free_r+0x42>
 800a854:	6811      	ldr	r1, [r2, #0]
 800a856:	1850      	adds	r0, r2, r1
 800a858:	42a0      	cmp	r0, r4
 800a85a:	d10b      	bne.n	800a874 <_free_r+0x6c>
 800a85c:	6820      	ldr	r0, [r4, #0]
 800a85e:	4401      	add	r1, r0
 800a860:	1850      	adds	r0, r2, r1
 800a862:	4283      	cmp	r3, r0
 800a864:	6011      	str	r1, [r2, #0]
 800a866:	d1e0      	bne.n	800a82a <_free_r+0x22>
 800a868:	6818      	ldr	r0, [r3, #0]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	6053      	str	r3, [r2, #4]
 800a86e:	4408      	add	r0, r1
 800a870:	6010      	str	r0, [r2, #0]
 800a872:	e7da      	b.n	800a82a <_free_r+0x22>
 800a874:	d902      	bls.n	800a87c <_free_r+0x74>
 800a876:	230c      	movs	r3, #12
 800a878:	602b      	str	r3, [r5, #0]
 800a87a:	e7d6      	b.n	800a82a <_free_r+0x22>
 800a87c:	6820      	ldr	r0, [r4, #0]
 800a87e:	1821      	adds	r1, r4, r0
 800a880:	428b      	cmp	r3, r1
 800a882:	bf04      	itt	eq
 800a884:	6819      	ldreq	r1, [r3, #0]
 800a886:	685b      	ldreq	r3, [r3, #4]
 800a888:	6063      	str	r3, [r4, #4]
 800a88a:	bf04      	itt	eq
 800a88c:	1809      	addeq	r1, r1, r0
 800a88e:	6021      	streq	r1, [r4, #0]
 800a890:	6054      	str	r4, [r2, #4]
 800a892:	e7ca      	b.n	800a82a <_free_r+0x22>
 800a894:	bd38      	pop	{r3, r4, r5, pc}
 800a896:	bf00      	nop
 800a898:	20002744 	.word	0x20002744

0800a89c <_malloc_usable_size_r>:
 800a89c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8a0:	1f18      	subs	r0, r3, #4
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	bfbc      	itt	lt
 800a8a6:	580b      	ldrlt	r3, [r1, r0]
 800a8a8:	18c0      	addlt	r0, r0, r3
 800a8aa:	4770      	bx	lr

0800a8ac <_init>:
 800a8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ae:	bf00      	nop
 800a8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8b2:	bc08      	pop	{r3}
 800a8b4:	469e      	mov	lr, r3
 800a8b6:	4770      	bx	lr

0800a8b8 <_fini>:
 800a8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ba:	bf00      	nop
 800a8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8be:	bc08      	pop	{r3}
 800a8c0:	469e      	mov	lr, r3
 800a8c2:	4770      	bx	lr
