-- generated by newgenasym Wed Oct 22 10:31:05 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity vrefs is
    port (    
	VREF5M:    OUT    STD_LOGIC);
end vrefs;
