

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_cpkey'
================================================================
* Date:           Fri Apr  4 01:45:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.592 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_partset10 = alloca i32 1"   --->   Operation 6 'alloca' 'p_partset10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx7_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx7"   --->   Operation 8 'read' 'ctx7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i768 %ctx7_read, i768 %p_partset10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 15, i4 %i_8"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_8" [aes_tableless.c:79]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_partset10_load = load i768 %p_partset10" [aes_tableless.c:79]   --->   Operation 13 'load' 'p_partset10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln79_1_cast8 = zext i4 %i" [aes_tableless.c:79]   --->   Operation 14 'zext' 'trunc_ln79_1_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln79_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 2, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 16 'bitconcatenate' 'zext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %zext_ln79_cast" [aes_tableless.c:79]   --->   Operation 17 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.44ns)   --->   "%lshr_ln79 = lshr i768 %p_partset10_load, i768 %zext_ln79" [aes_tableless.c:79]   --->   Operation 18 'lshr' 'lshr_ln79' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i768 %lshr_ln79" [aes_tableless.c:79]   --->   Operation 19 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %shl_ln" [aes_tableless.c:79]   --->   Operation 20 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79)   --->   "%shl_ln79 = shl i128 255, i128 %zext_ln79_1" [aes_tableless.c:79]   --->   Operation 21 'shl' 'shl_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79)   --->   "%zext_ln79_2 = zext i128 %shl_ln79" [aes_tableless.c:79]   --->   Operation 22 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%zext_ln79_3 = zext i8 %trunc_ln79" [aes_tableless.c:79]   --->   Operation 23 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%shl_ln79_1 = shl i128 %zext_ln79_3, i128 %zext_ln79_1" [aes_tableless.c:79]   --->   Operation 24 'shl' 'shl_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.72ns) (out node of the LUT)   --->   "%xor_ln79 = xor i129 %zext_ln79_2, i129 680564733841876926926749214863536422911" [aes_tableless.c:79]   --->   Operation 25 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i129 %xor_ln79" [aes_tableless.c:79]   --->   Operation 26 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%trunc_ln79_1 = trunc i129 %xor_ln79" [aes_tableless.c:79]   --->   Operation 27 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%trunc_ln79_2 = trunc i768 %p_partset10_load" [aes_tableless.c:79]   --->   Operation 28 'trunc' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.29ns)   --->   "%and_ln79 = and i768 %p_partset10_load, i768 %sext_ln79" [aes_tableless.c:79]   --->   Operation 29 'and' 'and_ln79' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%and_ln79_2 = and i128 %trunc_ln79_2, i128 %trunc_ln79_1" [aes_tableless.c:79]   --->   Operation 30 'and' 'and_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns) (out node of the LUT)   --->   "%or_ln79 = or i128 %and_ln79_2, i128 %shl_ln79_1" [aes_tableless.c:79]   --->   Operation 31 'or' 'or_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i768.i32.i32, i768 %and_ln79, i32 128, i32 767" [aes_tableless.c:79]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%tmp_32 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln79, i32 128, i32 255" [aes_tableless.c:79]   --->   Operation 33 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i640.i128, i640 %tmp_s, i128 %or_ln79" [aes_tableless.c:79]   --->   Operation 34 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %trunc_ln79_1_cast8" [aes_tableless.c:79]   --->   Operation 35 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 36 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 37 'bitconcatenate' 'zext_ln79_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%sext_ln79_2 = sext i8 %zext_ln79_5_cast" [aes_tableless.c:79]   --->   Operation 38 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%zext_ln79_4 = zext i9 %sext_ln79_2" [aes_tableless.c:79]   --->   Operation 39 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%lshr_ln79_1 = lshr i768 %or_ln, i768 %zext_ln79_4" [aes_tableless.c:79]   --->   Operation 40 'lshr' 'lshr_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%trunc_ln79_3 = trunc i768 %lshr_ln79_1" [aes_tableless.c:79]   --->   Operation 41 'trunc' 'trunc_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i8 %zext_ln79_5_cast" [aes_tableless.c:79]   --->   Operation 42 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%shl_ln79_2 = shl i256 255, i256 %zext_ln79_5" [aes_tableless.c:79]   --->   Operation 43 'shl' 'shl_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%zext_ln79_6 = zext i256 %shl_ln79_2" [aes_tableless.c:79]   --->   Operation 44 'zext' 'zext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%zext_ln79_7 = zext i8 %trunc_ln79_3" [aes_tableless.c:79]   --->   Operation 45 'zext' 'zext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%shl_ln79_3 = shl i256 %zext_ln79_7, i256 %zext_ln79_5" [aes_tableless.c:79]   --->   Operation 46 'shl' 'shl_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.72ns) (out node of the LUT)   --->   "%xor_ln79_2 = xor i257 %zext_ln79_6, i257 231584178474632390847141970017375815706539969331281128078915168015826259279871" [aes_tableless.c:79]   --->   Operation 47 'xor' 'xor_ln79_2' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i257 %xor_ln79_2" [aes_tableless.c:79]   --->   Operation 48 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%trunc_ln79_4 = trunc i257 %xor_ln79_2" [aes_tableless.c:79]   --->   Operation 49 'trunc' 'trunc_ln79_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%tmp_33 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %tmp_32, i128 %or_ln79" [aes_tableless.c:79]   --->   Operation 50 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.29ns)   --->   "%and_ln79_1 = and i768 %or_ln, i768 %sext_ln79_1" [aes_tableless.c:79]   --->   Operation 51 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%and_ln79_3 = and i256 %tmp_33, i256 %trunc_ln79_4" [aes_tableless.c:79]   --->   Operation 52 'and' 'and_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln79_2 = or i256 %and_ln79_3, i256 %shl_ln79_3" [aes_tableless.c:79]   --->   Operation 53 'or' 'or_ln79_2' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %and_ln79_1, i32 256, i32 767" [aes_tableless.c:79]   --->   Operation 54 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln79 = add i4 %i, i4 15" [aes_tableless.c:79]   --->   Operation 55 'add' 'add_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln79 = icmp_eq  i4 %i, i4 0" [aes_tableless.c:79]   --->   Operation 56 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %while.body.i.while.body.i_crit_edge, void %aes_addRoundKey_cpy.exit.exitStub" [aes_tableless.c:79]   --->   Operation 57 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln79 = store i4 %add_ln79, i4 %i_8" [aes_tableless.c:79]   --->   Operation 58 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.56>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [aes_tableless.c:79]   --->   Operation 60 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 61 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.22ns)   --->   "%xor_ln79_1 = xor i8 %buf_r_load, i8 %trunc_ln79" [aes_tableless.c:79]   --->   Operation 62 'xor' 'xor_ln79_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_1, i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 63 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln79_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i512.i256, i512 %tmp_34, i256 %or_ln79_2" [aes_tableless.c:79]   --->   Operation 64 'bitconcatenate' 'or_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln79 = store i768 %or_ln79_1, i768 %p_partset10" [aes_tableless.c:79]   --->   Operation 66 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br void %while.body.i" [aes_tableless.c:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %or_ln79_1_out, i768 %or_ln79_1" [aes_tableless.c:79]   --->   Operation 68 'write' 'write_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('p_partset10') [5]  (0 ns)
	'store' operation ('store_ln0') of variable 'ctx7_read' on local variable 'p_partset10' [8]  (0.387 ns)

 <State 2>: 3.59ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:79) on local variable 'i' [12]  (0 ns)
	'lshr' operation ('lshr_ln79', aes_tableless.c:79) [20]  (1.44 ns)
	'shl' operation ('shl_ln79_1', aes_tableless.c:79) [26]  (0 ns)
	'or' operation ('or_ln79', aes_tableless.c:79) [33]  (0.706 ns)
	'and' operation ('and_ln79_3', aes_tableless.c:79) [56]  (0 ns)
	'or' operation ('or_ln79_2', aes_tableless.c:79) [57]  (1.44 ns)

 <State 3>: 1.56ns
The critical path consists of the following:
	'load' operation ('buf_r_load', aes_tableless.c:79) on array 'buf_r' [38]  (0.667 ns)
	'xor' operation ('xor_ln79_1', aes_tableless.c:79) [39]  (0.228 ns)
	'store' operation ('store_ln79', aes_tableless.c:79) of variable 'xor_ln79_1', aes_tableless.c:79 on array 'buf_r' [40]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
