Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 17:20:17 on Feb 15,2026
vcom -reportprogress 300 -2008 -logfile ../Documentation/OutputFiles/CSAN_Testing_Transcript_2026-02-15_17-20-17.txt ../SourceCode/CSAN.vhd ../SourceCode/FA.vhd ../SourceCode/FullAddr.vhd ../SourceCode/Mux2c1b.vhd ../SourceCode/Mux2cNb.vhd ../SourceCode/RCAN.vhd ../SourceCode/Utils.vhd ./TBCSAN.vhd ./TBRCAN.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity CSAN
-- Compiling architecture LogicFuncCSAN of CSAN
-- Loading entity Mux2cNb
-- Loading entity FA
-- Compiling entity FA
-- Compiling architecture LogicFuncFA of FA
-- Loading package NUMERIC_STD
-- Compiling entity FullAddr
-- Compiling architecture behavioural of FullAddr
-- Compiling entity Mux2c1b
-- Compiling architecture LogicFunc of Mux2c1b
-- Compiling entity Mux2cNb
-- Compiling architecture LogicFuncMux2cNb of Mux2cNb
-- Compiling entity RCAN
-- Compiling architecture Baseline of RCAN
-- Loading entity FullAddr
-- Compiling package Utils
-- Compiling package body Utils
-- Loading package Utils
-- Loading package std_logic_arith
-- Loading package std_logic_textio
-- Loading package Utils
-- Compiling entity TBCSAN
-- Compiling architecture TestCSAN of TBCSAN
** Warning: ./TBCSAN.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: ./TBCSAN.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Loading entity CSAN
** Error: ./TBCSAN.vhd(314): near ";": (vcom-1576) expecting == or '+' or '-' or '&'.
** Error: ./TBCSAN.vhd(318): near ";": (vcom-1576) expecting == or '+' or '-' or '&'.
** Note: ./TBCSAN.vhd(337): VHDL Compiler exiting
End time: 17:20:17 on Feb 15,2026, Elapsed time: 0:00:00
Errors: 2, Warnings: 2
