Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 23 21:46:41 2021
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fyp_timing_summary_routed.rpt -pb fyp_timing_summary_routed.pb -rpx fyp_timing_summary_routed.rpx -warn_on_violation
| Design       : fyp
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1578)
5. checking no_input_delay (7)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: clk_divider_25_i/o_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1578)
---------------------------------------------------
 There are 1578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.175    -1152.722                    673                 1719        0.135        0.000                      0                 1719        4.500        0.000                       0                   255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100             -3.175    -1152.722                    673                 1641        0.135        0.000                      0                 1641        4.500        0.000                       0                   255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100             CLK100                   2.203        0.000                      0                   78        0.717        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :          673  Failing Endpoints,  Worst Slack       -3.175ns,  Total Violation    -1152.722ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.608ns  (logic 6.086ns (48.269%)  route 6.522ns (51.731%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.987    15.735    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.124    15.859 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.259    18.118    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y4          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.645    15.127    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.421    
                         clock uncertainty           -0.035    15.386    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.943    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -18.118    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.124ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 6.086ns (48.490%)  route 6.465ns (51.510%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.987    15.735    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.124    15.859 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           2.201    18.061    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.639    15.121    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.415    
                         clock uncertainty           -0.035    15.380    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.937    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                 -3.124    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.275ns  (logic 6.086ns (49.581%)  route 6.189ns (50.419%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.987    15.735    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.124    15.859 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           1.925    17.784    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y7          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.582    15.064    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.358    
                         clock uncertainty           -0.035    15.323    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.880    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -17.784    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 6.086ns (49.608%)  route 6.182ns (50.392%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.814    15.562    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.124    15.686 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=8, routed)           2.092    17.778    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.587    15.069    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.363    
                         clock uncertainty           -0.035    15.328    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.885    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.797ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 6.086ns (50.007%)  route 6.084ns (49.993%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.814    15.562    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X23Y24         LUT3 (Prop_lut3_I0_O)        0.124    15.686 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=8, routed)           1.994    17.680    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.585    15.067    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.361    
                         clock uncertainty           -0.035    15.326    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.883    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -17.680    
  -------------------------------------------------------------------
                         slack                                 -2.797    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 6.086ns (50.119%)  route 6.057ns (49.881%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.987    15.735    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.124    15.859 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=8, routed)           1.793    17.652    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.576    15.058    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.352    
                         clock uncertainty           -0.035    15.317    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.874    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.775ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.150ns  (logic 6.086ns (50.091%)  route 6.064ns (49.909%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.816    15.563    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.124    15.687 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=8, routed)           1.972    17.659    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y1          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.587    15.069    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y1          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.363    
                         clock uncertainty           -0.035    15.328    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.885    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -17.659    
  -------------------------------------------------------------------
                         slack                                 -2.775    

Slack (VIOLATED) :        -2.727ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        11.979ns  (logic 5.962ns (49.769%)  route 6.017ns (50.231%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[9])
                                                      3.841    14.748 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[9]
                         net (fo=39, routed)          2.741    17.489    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.587    15.069    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.363    
                         clock uncertainty           -0.035    15.328    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.762    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -17.489    
  -------------------------------------------------------------------
                         slack                                 -2.727    

Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 5.962ns (49.585%)  route 6.062ns (50.415%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    14.748 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[3]
                         net (fo=39, routed)          2.785    17.533    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.639    15.121    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.415    
                         clock uncertainty           -0.035    15.380    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.814    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.089ns  (logic 6.086ns (50.342%)  route 6.003ns (49.658%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 15.070 - 10.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.747     5.509    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X21Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDCE (Prop_fdce_C_Q)         0.419     5.928 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[1]/Q
                         net (fo=8, routed)           1.038     6.967    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg_n_0_[1]
    SLICE_X18Y14         LUT5 (Prop_lut5_I0_O)        0.299     7.266 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43/O
                         net (fo=1, routed)           0.000     7.266    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_43_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.799 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.799    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_25_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.916    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_24_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.239 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_23/O[1]
                         net (fo=1, routed)           0.953     9.191    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_22[9]
    SLICE_X21Y17         LUT6 (Prop_lut6_I0_O)        0.306     9.497 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20/O
                         net (fo=9, routed)           0.909    10.406    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_20_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7/O
                         net (fo=1, routed)           0.377    10.907    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_7_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841    14.748 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[18]
                         net (fo=8, routed)           0.816    15.563    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.124    15.687 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__2/O
                         net (fo=8, routed)           1.911    17.599    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y0          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.588    15.070    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.364    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.886    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 -2.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.358%)  route 0.236ns (62.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.594     1.541    ov_controller_i/ov_config_i/CLK100
    SLICE_X9Y46          FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.682 r  ov_controller_i/ov_config_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.236     1.918    ov_controller_i/ov_config_i/cnt_reg[5]
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.906     2.101    ov_controller_i/ov_config_i/CLK100
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.783    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.576     1.523    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y26         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/Q
                         net (fo=3, routed)           0.064     1.728    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]
    SLICE_X29Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.841     2.035    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X29Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/C
                         clock pessimism             -0.499     1.536    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.047     1.583    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.761%)  route 0.064ns (31.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.578     1.525    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/Q
                         net (fo=3, routed)           0.064     1.730    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]
    SLICE_X29Y28         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.844     2.038    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X29Y28         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.047     1.585    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.644%)  route 0.255ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.594     1.541    ov_controller_i/ov_config_i/CLK100
    SLICE_X9Y46          FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.682 r  ov_controller_i/ov_config_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.255     1.936    ov_controller_i/ov_config_i/cnt_reg[0]
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.906     2.101    ov_controller_i/ov_config_i/CLK100
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.783    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.780%)  route 0.099ns (41.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.575     1.522    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y25         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[0]/Q
                         net (fo=3, routed)           0.099     1.762    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[0]
    SLICE_X29Y25         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.840     2.034    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X29Y25         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
                         clock pessimism             -0.499     1.535    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.055     1.590    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.862%)  route 0.239ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.594     1.541    ov_controller_i/ov_config_i/CLK100
    SLICE_X9Y46          FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.128     1.669 r  ov_controller_i/ov_config_i/cnt_reg[7]/Q
                         net (fo=3, routed)           0.239     1.908    ov_controller_i/ov_config_i/cnt_reg[7]
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.906     2.101    ov_controller_i/ov_config_i/CLK100
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.730    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.418%)  route 0.109ns (43.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.579     1.526    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y29         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/Q
                         net (fo=3, routed)           0.109     1.776    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]
    SLICE_X29Y29         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.845     2.039    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X29Y29         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[16]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.057     1.596    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.624     1.571    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X6Y47          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.735 r  ov_controller_i/ov_sccb_i/d_2_reg[22]/Q
                         net (fo=2, routed)           0.112     1.847    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[22]
    SLICE_X5Y47          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.893     2.087    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X5Y47          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/C
                         clock pessimism             -0.500     1.587    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.071     1.658    ov_controller_i/ov_sccb_i/d_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.239%)  route 0.296ns (67.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.594     1.541    ov_controller_i/ov_config_i/CLK100
    SLICE_X9Y45          FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.682 r  ov_controller_i/ov_config_i/cnt_reg[1]/Q
                         net (fo=7, routed)           0.296     1.978    ov_controller_i/ov_config_i/cnt_reg[1]
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.906     2.101    ov_controller_i/ov_config_i/CLK100
    RAMB18_X0Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.783    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.209%)  route 0.119ns (45.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.576     1.523    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y26         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[7]/Q
                         net (fo=3, routed)           0.119     1.783    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[7]
    SLICE_X29Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.841     2.035    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X29Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[7]/C
                         clock pessimism             -0.499     1.536    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.047     1.583    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y8   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y12  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y16  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y23  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y23  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y22  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.766ns (10.320%)  route 6.657ns (89.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.765    12.850    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X18Y13         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X18Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.361    15.053    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.766ns (10.320%)  route 6.657ns (89.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.765    12.850    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X18Y13         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X18Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.319    15.095    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.766ns (10.320%)  route 6.657ns (89.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.765    12.850    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X18Y13         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X18Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.319    15.095    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.766ns (10.342%)  route 6.640ns (89.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.748    12.834    ov_controller_i/ov_sccb_i/reset
    SLICE_X3Y48          FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.657    15.140    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X3Y48          FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/C
                         clock pessimism              0.394    15.534    
                         clock uncertainty           -0.035    15.499    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    15.094    ov_controller_i/ov_sccb_i/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.766ns (10.342%)  route 6.640ns (89.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.748    12.834    ov_controller_i/ov_sccb_i/reset
    SLICE_X3Y48          FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.657    15.140    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X3Y48          FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/C
                         clock pessimism              0.394    15.534    
                         clock uncertainty           -0.035    15.499    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    15.094    ov_controller_i/ov_sccb_i/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/t_2_reg/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.766ns (10.342%)  route 6.640ns (89.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.748    12.834    ov_controller_i/ov_sccb_i/reset
    SLICE_X2Y48          FDCE                                         f  ov_controller_i/ov_sccb_i/t_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.657    15.140    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X2Y48          FDCE                                         r  ov_controller_i/ov_sccb_i/t_2_reg/C
                         clock pessimism              0.394    15.534    
                         clock uncertainty           -0.035    15.499    
    SLICE_X2Y48          FDCE (Recov_fdce_C_CLR)     -0.319    15.180    ov_controller_i/ov_sccb_i/t_2_reg
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.766ns (10.537%)  route 6.503ns (89.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 15.054 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.611    12.697    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X16Y15         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.571    15.054    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X16Y15         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]/C
                         clock pessimism              0.394    15.448    
                         clock uncertainty           -0.035    15.413    
    SLICE_X16Y15         FDCE (Recov_fdce_C_CLR)     -0.319    15.094    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 0.766ns (10.689%)  route 6.400ns (89.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.508    12.594    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X17Y14         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y14         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405    15.009    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 0.766ns (10.689%)  route 6.400ns (89.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.508    12.594    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X17Y14         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y14         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405    15.009    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.766ns (10.734%)  route 6.370ns (89.266%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.665     5.427    debouncer_i/CLK100
    SLICE_X46Y45         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.084     7.029    debouncer_i/cnt_reg[8]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.153 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     7.961    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         4.478    12.564    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X17Y13         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.572    15.055    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X17Y13         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X17Y13         FDCE (Recov_fdce_C_CLR)     -0.405    15.009    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.705%)  route 0.450ns (68.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.291     2.166    clk_divider_25_i/reset
    SLICE_X48Y46         FDCE                                         f  clk_divider_25_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.827     2.021    clk_divider_25_i/i
    SLICE_X48Y46         FDCE                                         r  clk_divider_25_i/cnt_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    clk_divider_25_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/o_2_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.705%)  route 0.450ns (68.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.291     2.166    clk_divider_25_i/reset
    SLICE_X48Y46         FDCE                                         f  clk_divider_25_i/o_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.827     2.021    clk_divider_25_i/i
    SLICE_X48Y46         FDCE                                         r  clk_divider_25_i/o_2_reg/C
                         clock pessimism             -0.480     1.541    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    clk_divider_25_i/o_2_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/we_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.209ns (16.033%)  route 1.095ns (83.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         0.935     2.810    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X30Y30         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.846     2.040    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X30Y30         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/we_reg/C
                         clock pessimism             -0.480     1.560    
    SLICE_X30Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/we_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.656%)  route 1.217ns (85.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.058     2.933    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y29         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.845     2.039    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y29         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[17]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.656%)  route 1.217ns (85.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.058     2.933    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y29         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.845     2.039    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y29         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[17]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.656%)  route 1.217ns (85.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.058     2.933    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y29         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.845     2.039    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y29         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.467    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[12]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.209ns (13.331%)  route 1.359ns (86.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.199     3.075    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y28         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.844     2.038    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[12]/C
                         clock pessimism             -0.480     1.558    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[13]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.209ns (13.331%)  route 1.359ns (86.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.199     3.075    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y28         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.844     2.038    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[13]/C
                         clock pessimism             -0.480     1.558    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.209ns (13.331%)  route 1.359ns (86.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.199     3.075    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y28         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.844     2.038    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
                         clock pessimism             -0.480     1.558    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[15]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.209ns (13.331%)  route 1.359ns (86.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.560     1.507    debouncer_i/CLK100
    SLICE_X46Y43         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=132, routed)         1.199     3.075    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X28Y28         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.844     2.038    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/CLK100
    SLICE_X28Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[15]/C
                         clock pessimism             -0.480     1.558    
    SLICE_X28Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  1.609    





