designs:
    - basic/
    # - base/
    
flow: xilinx_yosys_impl_edalize
