<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_161_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="add_ln43_2" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_171_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40" VARIABLE="icmp_ln40" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_176_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="add_ln43" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="newFirst_fu_206_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="newFirst" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="newSecond_fu_211_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="newSecond" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_227_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="add_ln43_1" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln43_fu_232_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="icmp_ln43" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_fu_237_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="xor_ln43" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln43_fu_243_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43" VARIABLE="select_ln43" MODULE="nussinov_Pipeline_VITIS_LOOP_40_3" LOOP="VITIS_LOOP_40_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_218_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="sub_ln16" MODULE="nussinov" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_231_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11" VARIABLE="add_ln11" MODULE="nussinov" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_256_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20" VARIABLE="sub_ln20" MODULE="nussinov" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_266_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11" VARIABLE="icmp_ln11" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_277_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="add_ln16" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_335_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20" VARIABLE="add_ln20" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_287_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:14" VARIABLE="add_ln14" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_293_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="add_ln16_1" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_345_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28" VARIABLE="add_ln28_1" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln16_fu_354_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="icmp_ln16" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln16_fu_360_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="xor_ln16" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln16_fu_366_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16" VARIABLE="select_ln16" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_389_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20" VARIABLE="icmp_ln20" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln20_fu_394_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20" VARIABLE="xor_ln20" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_400_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20" VARIABLE="select_ln20" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_303_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25" VARIABLE="icmp_ln25" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_378_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29" VARIABLE="add_ln29" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_383_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29" VARIABLE="icmp_ln29" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_410_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28" VARIABLE="add_ln28" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_415_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27" VARIABLE="icmp_ln27" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln27_fu_420_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27" VARIABLE="xor_ln27" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_426_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27" VARIABLE="select_ln27" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln35_fu_433_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35" VARIABLE="icmp_ln35" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_437_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35" VARIABLE="xor_ln35" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_443_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35" VARIABLE="select_ln35" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_449_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25" VARIABLE="select_ln25" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_308_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11" VARIABLE="add_ln11_1" MODULE="nussinov" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_314_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9" VARIABLE="add_ln9" MODULE="nussinov" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_319_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9" VARIABLE="add_ln9_1" MODULE="nussinov" LOOP="VITIS_LOOP_9_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
