Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:05:49
gem5 executing on mnemosyne.ecn.purdue.edu, pid 18917
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec canneal -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b67eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b6bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b78f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b81f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b8af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b13f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b1df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b26f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b2ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b37f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b41f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b49f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4ad2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4adbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4ae4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4aeef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4af7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b00f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4b09f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a93f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a9bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4aa5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4aadf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4ab6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4ac0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4ac9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a52f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a5af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a64f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a6df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a78f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a80f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a8af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a2cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a36f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a3ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a48f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49daf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49e3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49eef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49f7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49fff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a09f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4a11f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c499cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49a4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49b6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49bff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c49c8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4952f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c495bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4963f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c496ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4976f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c497ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4987f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4990f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4919f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f97c4922f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c492bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c49336a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c493d128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c493db70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c49455f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c494f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c494fac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48d7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48d7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48dfa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48e94a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48e9ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48f1978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48fb400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48fbe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c49048d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c490c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c490cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4896828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c489f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c489fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48a7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48b2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48b2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48ba6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48c4160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48c4ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48cc630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48550b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4855b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c485f588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c485ffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4867a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48714e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4871f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c487a9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4880438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4880e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c488c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4814390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4814dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c481d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48272e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4827d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c482e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4838240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4838c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4841710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4849198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4849be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47d3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47db0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47dbb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47e35c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47ee048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47eea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47f6518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c47f6f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c48009e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c480a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c480aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c4792940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c479b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f97c479be10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47a3780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47a39b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47a3be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47a3e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47af080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47af2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47af4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47af710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47af940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47afb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47afda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47affd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b9240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b9470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b96a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b98d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b9b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b9d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47b9f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c51d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47c5ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d1160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d1390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d15c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d17f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d1a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f97c47d1c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f97c4736630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f97c4736c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_canneal
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Real time: 195.54s
Total real time: 195.54s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833389849500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390474598.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 652833390474598 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833390474598  simulated seconds
Real time: 0.56s
Total real time: 196.10s
Dumping and resetting stats...
Switched CPUS @ tick 652833390474598
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390479595.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 652833397240536 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833397240536  simulated seconds
Real time: 2.62s
Total real time: 205.06s
Dumping and resetting stats...
Done with simulation! Completely exiting...
