// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        p_lcssa51995209,
        p_lcssa51985207,
        p_lcssa51975205,
        p_lcssa51965203,
        p_lcssa51955201,
        p_lcssa50385080,
        p_lcssa50375078,
        p_lcssa50355076,
        p_lcssa50345074,
        p_lcssa50335072,
        p_lcssa50315070,
        p_lcssa50305068,
        p_lcssa50295066,
        p_lcssa50275064,
        p_lcssa50265062,
        p_lcssa50255060,
        p_lcssa50235058,
        p_lcssa50225056,
        p_lcssa50215054,
        p_lcssa50195052,
        loopWidth,
        empty,
        xor_r,
        cmp689,
        out_y,
        zext_ln275,
        cmp170,
        cmp84,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [2:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [29:0] imgG_din;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [9:0] p_lcssa51995209;
input  [9:0] p_lcssa51985207;
input  [9:0] p_lcssa51975205;
input  [9:0] p_lcssa51965203;
input  [9:0] p_lcssa51955201;
input  [9:0] p_lcssa50385080;
input  [9:0] p_lcssa50375078;
input  [9:0] p_lcssa50355076;
input  [9:0] p_lcssa50345074;
input  [9:0] p_lcssa50335072;
input  [9:0] p_lcssa50315070;
input  [9:0] p_lcssa50305068;
input  [9:0] p_lcssa50295066;
input  [9:0] p_lcssa50275064;
input  [9:0] p_lcssa50265062;
input  [9:0] p_lcssa50255060;
input  [9:0] p_lcssa50235058;
input  [9:0] p_lcssa50225056;
input  [9:0] p_lcssa50215054;
input  [9:0] p_lcssa50195052;
input  [16:0] loopWidth;
input  [0:0] empty;
input  [14:0] xor_r;
input  [0:0] cmp689;
input  [16:0] out_y;
input  [15:0] zext_ln275;
input  [0:0] cmp170;
input  [0:0] cmp84;
output  [9:0] p_out;
output   p_out_ap_vld;
output  [9:0] p_out1;
output   p_out1_ap_vld;
output  [9:0] p_out2;
output   p_out2_ap_vld;
output  [9:0] p_out3;
output   p_out3_ap_vld;
output  [9:0] p_out4;
output   p_out4_ap_vld;
output  [9:0] p_out5;
output   p_out5_ap_vld;
output  [9:0] p_out6;
output   p_out6_ap_vld;
output  [9:0] p_out7;
output   p_out7_ap_vld;
output  [9:0] p_out8;
output   p_out8_ap_vld;
output  [9:0] p_out9;
output   p_out9_ap_vld;
output  [9:0] p_out10;
output   p_out10_ap_vld;
output  [9:0] p_out11;
output   p_out11_ap_vld;
output  [9:0] p_out12;
output   p_out12_ap_vld;
output  [9:0] p_out13;
output   p_out13_ap_vld;
output  [9:0] p_out14;
output   p_out14_ap_vld;
output  [9:0] p_out15;
output   p_out15_ap_vld;
output  [9:0] p_out16;
output   p_out16_ap_vld;
output  [9:0] p_out17;
output   p_out17_ap_vld;
output  [9:0] p_out18;
output   p_out18_ap_vld;
output  [9:0] p_out19;
output   p_out19_ap_vld;

reg ap_idle;
reg imgG_write;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln318_reg_3768;
reg   [0:0] icmp_ln328_reg_3772;
wire   [0:0] cmp84_read_reg_3751;
reg    ap_predicate_op124_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_53_reg_3831;
reg   [0:0] tmp_53_reg_3831_pp0_iter15_reg;
reg    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln318_fu_953_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] DIV1_TABLE_address0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
wire   [9:0] DIV1_TABLE_q3;
wire   [11:0] DIV2_TABLE_address0;
wire   [17:0] DIV2_TABLE_q0;
wire    imgG_blk_n;
wire    ap_block_pp0_stage0;
wire    imgBayer_blk_n;
reg   [9:0] empty_147_reg_650;
reg   [9:0] empty_148_reg_660;
reg   [9:0] empty_150_reg_670;
reg   [9:0] empty_152_reg_689;
reg   [9:0] empty_155_reg_708;
reg   [9:0] g_2_reg_718;
reg   [9:0] g_2_reg_718_pp0_iter3_reg;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] g_2_reg_718_pp0_iter4_reg;
reg   [9:0] g_2_reg_718_pp0_iter5_reg;
reg   [9:0] g_2_reg_718_pp0_iter6_reg;
reg   [9:0] g_2_reg_718_pp0_iter7_reg;
reg   [9:0] g_2_reg_718_pp0_iter8_reg;
reg   [9:0] g_2_reg_718_pp0_iter9_reg;
reg   [9:0] g_2_reg_718_pp0_iter10_reg;
reg   [9:0] g_2_reg_718_pp0_iter11_reg;
reg   [9:0] g_2_reg_718_pp0_iter12_reg;
reg   [9:0] g_2_reg_718_pp0_iter13_reg;
reg   [9:0] g_2_reg_718_pp0_iter14_reg;
reg   [9:0] g_2_reg_718_pp0_iter15_reg;
reg   [9:0] empty_157_reg_728;
reg   [9:0] empty_159_reg_747;
reg   [9:0] empty_162_reg_766;
reg   [9:0] empty_163_reg_776;
reg   [9:0] empty_165_reg_786;
wire   [0:0] cmp84_read_read_fu_332_p2;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter1_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter2_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter3_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter4_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter5_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter6_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter7_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter8_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter9_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter10_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter11_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter12_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter13_reg;
reg   [0:0] icmp_ln318_reg_3768_pp0_iter14_reg;
wire   [0:0] icmp_ln328_fu_983_p2;
reg   [0:0] icmp_ln328_reg_3772_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_addr_reg_3776;
reg   [10:0] linebuf_yuv_1_addr_reg_3782;
reg   [10:0] linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_2_addr_reg_3788;
reg   [10:0] linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg;
reg   [10:0] linebuf_yuv_3_addr_reg_3794;
reg   [10:0] linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg;
wire   [0:0] cmp147_fu_989_p2;
reg   [0:0] cmp147_reg_3800;
reg   [0:0] cmp147_reg_3800_pp0_iter1_reg;
wire   [0:0] icmp_ln439_fu_1005_p2;
reg   [0:0] icmp_ln439_reg_3824;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter1_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter2_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter3_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter4_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter5_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter6_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter7_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter8_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter9_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter10_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter11_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter12_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter13_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter14_reg;
reg   [0:0] icmp_ln439_reg_3824_pp0_iter15_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter1_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter2_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter3_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter4_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter5_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter6_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter7_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter8_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter9_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter10_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter11_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter12_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter13_reg;
reg   [0:0] tmp_53_reg_3831_pp0_iter14_reg;
reg   [9:0] LineBufVal_reg_3835;
reg   [9:0] p_load73_reg_3851;
reg   [9:0] p_load73_reg_3851_pp0_iter3_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter4_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter5_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter6_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter7_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter8_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter9_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter10_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter11_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter12_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter13_reg;
reg   [9:0] p_load73_reg_3851_pp0_iter14_reg;
reg   [9:0] p_load71_reg_3856;
reg   [9:0] p_load71_reg_3856_pp0_iter3_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter4_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter5_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter6_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter7_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter8_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter9_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter10_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter11_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter12_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter13_reg;
reg   [9:0] p_load71_reg_3856_pp0_iter14_reg;
reg   [9:0] p_load69_reg_3861;
reg   [9:0] p_load69_reg_3861_pp0_iter3_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter4_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter5_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter6_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter7_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter8_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter9_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter10_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter11_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter12_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter13_reg;
reg   [9:0] p_load69_reg_3861_pp0_iter14_reg;
reg   [9:0] p_load67_reg_3866;
reg   [9:0] p_load67_reg_3866_pp0_iter3_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter4_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter5_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter6_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter7_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter8_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter9_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter10_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter11_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter12_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter13_reg;
reg   [9:0] p_load67_reg_3866_pp0_iter14_reg;
reg   [9:0] p_load65_reg_3871;
reg   [9:0] p_load65_reg_3871_pp0_iter3_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter4_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter5_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter6_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter7_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter8_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter9_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter10_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter11_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter12_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter13_reg;
reg   [9:0] p_load65_reg_3871_pp0_iter14_reg;
reg   [9:0] p_load64_reg_3876;
reg   [9:0] p_load64_reg_3876_pp0_iter3_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter4_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter5_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter6_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter7_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter8_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter9_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter10_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter11_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter12_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter13_reg;
reg   [9:0] p_load64_reg_3876_pp0_iter14_reg;
reg   [9:0] p_load63_reg_3882;
reg   [9:0] p_load63_reg_3882_pp0_iter3_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter4_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter5_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter6_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter7_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter8_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter9_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter10_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter11_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter12_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter13_reg;
reg   [9:0] p_load63_reg_3882_pp0_iter14_reg;
reg   [9:0] p_load62_reg_3887;
reg   [9:0] p_load62_reg_3887_pp0_iter3_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter4_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter5_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter6_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter7_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter8_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter9_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter10_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter11_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter12_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter13_reg;
reg   [9:0] p_load62_reg_3887_pp0_iter14_reg;
reg   [9:0] p_load61_reg_3892;
reg   [9:0] p_load61_reg_3892_pp0_iter3_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter4_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter5_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter6_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter7_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter8_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter9_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter10_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter11_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter12_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter13_reg;
reg   [9:0] p_load61_reg_3892_pp0_iter14_reg;
reg   [9:0] p_load60_reg_3898;
reg   [9:0] p_load60_reg_3898_pp0_iter3_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter4_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter5_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter6_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter7_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter8_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter9_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter10_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter11_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter12_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter13_reg;
reg   [9:0] p_load60_reg_3898_pp0_iter14_reg;
reg   [9:0] p_load59_reg_3903;
reg   [9:0] p_load59_reg_3903_pp0_iter3_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter4_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter5_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter6_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter7_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter8_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter9_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter10_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter11_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter12_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter13_reg;
reg   [9:0] p_load59_reg_3903_pp0_iter14_reg;
reg   [9:0] p_load58_reg_3908;
reg   [9:0] p_load58_reg_3908_pp0_iter3_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter4_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter5_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter6_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter7_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter8_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter9_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter10_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter11_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter12_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter13_reg;
reg   [9:0] p_load58_reg_3908_pp0_iter14_reg;
reg   [9:0] p_load57_reg_3914;
reg   [9:0] p_load57_reg_3914_pp0_iter3_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter4_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter5_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter6_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter7_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter8_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter9_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter10_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter11_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter12_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter13_reg;
reg   [9:0] p_load57_reg_3914_pp0_iter14_reg;
reg   [9:0] p_load56_reg_3919;
reg   [9:0] p_load56_reg_3919_pp0_iter3_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter4_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter5_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter6_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter7_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter8_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter9_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter10_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter11_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter12_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter13_reg;
reg   [9:0] p_load56_reg_3919_pp0_iter14_reg;
reg   [9:0] p_load55_reg_3924;
reg   [9:0] p_load55_reg_3924_pp0_iter3_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter4_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter5_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter6_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter7_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter8_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter9_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter10_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter11_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter12_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter13_reg;
reg   [9:0] p_load55_reg_3924_pp0_iter14_reg;
reg   [9:0] p_load54_reg_3930;
reg   [9:0] p_load54_reg_3930_pp0_iter3_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter4_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter5_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter6_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter7_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter8_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter9_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter10_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter11_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter12_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter13_reg;
reg   [9:0] p_load54_reg_3930_pp0_iter14_reg;
reg   [9:0] p_load53_reg_3935;
reg   [9:0] p_load53_reg_3935_pp0_iter3_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter4_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter5_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter6_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter7_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter8_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter9_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter10_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter11_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter12_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter13_reg;
reg   [9:0] p_load53_reg_3935_pp0_iter14_reg;
reg   [9:0] p_load52_reg_3940;
reg   [9:0] p_load52_reg_3940_pp0_iter3_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter4_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter5_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter6_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter7_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter8_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter9_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter10_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter11_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter12_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter13_reg;
reg   [9:0] p_load52_reg_3940_pp0_iter14_reg;
reg   [9:0] p_load51_reg_3946;
reg   [9:0] p_load51_reg_3946_pp0_iter3_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter4_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter5_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter6_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter7_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter8_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter9_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter10_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter11_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter12_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter13_reg;
reg   [9:0] p_load51_reg_3946_pp0_iter14_reg;
reg   [9:0] p_load_reg_3951;
reg   [9:0] p_load_reg_3951_pp0_iter3_reg;
reg   [9:0] p_load_reg_3951_pp0_iter4_reg;
reg   [9:0] p_load_reg_3951_pp0_iter5_reg;
reg   [9:0] p_load_reg_3951_pp0_iter6_reg;
reg   [9:0] p_load_reg_3951_pp0_iter7_reg;
reg   [9:0] p_load_reg_3951_pp0_iter8_reg;
reg   [9:0] p_load_reg_3951_pp0_iter9_reg;
reg   [9:0] p_load_reg_3951_pp0_iter10_reg;
reg   [9:0] p_load_reg_3951_pp0_iter11_reg;
reg   [9:0] p_load_reg_3951_pp0_iter12_reg;
reg   [9:0] p_load_reg_3951_pp0_iter13_reg;
reg   [9:0] p_load_reg_3951_pp0_iter14_reg;
wire   [9:0] select_ln387_2_fu_1121_p3;
wire   [9:0] select_ln387_6_fu_1152_p3;
wire   [9:0] select_ln387_10_fu_1181_p3;
wire   [9:0] select_ln387_14_fu_1210_p3;
wire   [9:0] select_ln387_18_fu_1241_p3;
wire  signed [12:0] sext_ln465_fu_1773_p1;
reg  signed [12:0] sext_ln465_reg_3981;
reg  signed [12:0] sext_ln465_reg_3981_pp0_iter4_reg;
wire  signed [12:0] sext_ln465_1_fu_1777_p1;
reg  signed [12:0] sext_ln465_1_reg_3987;
reg  signed [12:0] sext_ln465_1_reg_3987_pp0_iter4_reg;
wire  signed [12:0] sext_ln465_2_fu_1781_p1;
reg  signed [12:0] sext_ln465_2_reg_3992;
reg  signed [12:0] sext_ln465_2_reg_3992_pp0_iter4_reg;
wire  signed [12:0] sext_ln465_3_fu_1785_p1;
reg  signed [12:0] sext_ln465_3_reg_3997;
reg  signed [12:0] sext_ln465_3_reg_3997_pp0_iter4_reg;
wire   [12:0] add_ln465_fu_1789_p2;
reg   [12:0] add_ln465_reg_4003;
wire   [12:0] add_ln465_1_fu_1795_p2;
reg   [12:0] add_ln465_1_reg_4008;
wire  signed [12:0] sext_ln466_fu_1801_p1;
reg  signed [12:0] sext_ln466_reg_4013;
reg  signed [12:0] sext_ln466_reg_4013_pp0_iter4_reg;
wire  signed [12:0] sext_ln466_1_fu_1805_p1;
reg  signed [12:0] sext_ln466_1_reg_4018;
reg  signed [12:0] sext_ln466_1_reg_4018_pp0_iter4_reg;
wire  signed [12:0] sext_ln466_2_fu_1809_p1;
reg  signed [12:0] sext_ln466_2_reg_4024;
reg  signed [12:0] sext_ln466_2_reg_4024_pp0_iter4_reg;
wire  signed [12:0] sext_ln466_3_fu_1813_p1;
reg  signed [12:0] sext_ln466_3_reg_4030;
reg  signed [12:0] sext_ln466_3_reg_4030_pp0_iter4_reg;
wire   [12:0] add_ln466_fu_1817_p2;
reg   [12:0] add_ln466_reg_4035;
wire   [12:0] add_ln466_1_fu_1823_p2;
reg   [12:0] add_ln466_1_reg_4040;
wire  signed [12:0] sext_ln467_fu_1829_p1;
reg  signed [12:0] sext_ln467_reg_4045;
reg  signed [12:0] sext_ln467_reg_4045_pp0_iter4_reg;
wire  signed [12:0] sext_ln467_1_fu_1833_p1;
reg  signed [12:0] sext_ln467_1_reg_4050;
reg  signed [12:0] sext_ln467_1_reg_4050_pp0_iter4_reg;
wire   [12:0] add_ln467_fu_1837_p2;
reg   [12:0] add_ln467_reg_4055;
wire  signed [12:0] sext_ln468_fu_1843_p1;
reg  signed [12:0] sext_ln468_reg_4060;
reg  signed [12:0] sext_ln468_reg_4060_pp0_iter4_reg;
wire  signed [12:0] sext_ln468_1_fu_1847_p1;
reg  signed [12:0] sext_ln468_1_reg_4065;
reg  signed [12:0] sext_ln468_1_reg_4065_pp0_iter4_reg;
wire   [12:0] add_ln468_fu_1851_p2;
reg   [12:0] add_ln468_reg_4070;
wire   [12:0] add_ln468_1_fu_1857_p2;
reg   [12:0] add_ln468_1_reg_4075;
reg   [9:0] SD_reg_4080;
reg   [9:0] SD_reg_4080_pp0_iter4_reg;
reg   [9:0] SD_reg_4080_pp0_iter5_reg;
reg   [9:0] SD_1_reg_4085;
reg   [9:0] SD_1_reg_4085_pp0_iter4_reg;
reg   [9:0] SD_1_reg_4085_pp0_iter5_reg;
wire  signed [13:0] ave_fu_2045_p2;
reg  signed [13:0] ave_reg_4090;
reg  signed [13:0] ave_reg_4090_pp0_iter5_reg;
reg  signed [13:0] ave_reg_4090_pp0_iter6_reg;
reg  signed [13:0] ave_reg_4090_pp0_iter7_reg;
reg  signed [13:0] ave_reg_4090_pp0_iter8_reg;
reg  signed [13:0] ave_reg_4090_pp0_iter9_reg;
reg  signed [13:0] ave_reg_4090_pp0_iter10_reg;
wire  signed [13:0] ave_1_fu_2057_p2;
reg  signed [13:0] ave_1_reg_4095;
reg  signed [13:0] ave_1_reg_4095_pp0_iter5_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter6_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter7_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter8_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter9_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter10_reg;
reg  signed [13:0] ave_1_reg_4095_pp0_iter11_reg;
wire  signed [13:0] ave_2_fu_2066_p2;
reg  signed [13:0] ave_2_reg_4100;
reg  signed [13:0] ave_2_reg_4100_pp0_iter5_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter6_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter7_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter8_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter9_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter10_reg;
reg  signed [13:0] ave_2_reg_4100_pp0_iter11_reg;
wire  signed [13:0] ave_3_fu_2078_p2;
reg  signed [13:0] ave_3_reg_4105;
reg  signed [13:0] ave_3_reg_4105_pp0_iter5_reg;
reg  signed [13:0] ave_3_reg_4105_pp0_iter6_reg;
reg  signed [13:0] ave_3_reg_4105_pp0_iter7_reg;
reg  signed [13:0] ave_3_reg_4105_pp0_iter8_reg;
reg  signed [13:0] ave_3_reg_4105_pp0_iter9_reg;
reg  signed [13:0] ave_3_reg_4105_pp0_iter10_reg;
wire   [12:0] mean_fu_2132_p3;
reg   [12:0] mean_reg_4110;
wire   [12:0] mean_1_fu_2188_p3;
reg   [12:0] mean_1_reg_4118;
wire   [12:0] mean_2_fu_2244_p3;
reg   [12:0] mean_2_reg_4126;
wire   [12:0] mean_3_fu_2300_p3;
reg   [12:0] mean_3_reg_4134;
wire   [12:0] add_ln476_fu_2444_p2;
reg   [12:0] add_ln476_reg_4142;
wire   [12:0] add_ln476_1_fu_2450_p2;
reg   [12:0] add_ln476_1_reg_4147;
wire   [12:0] add_ln477_fu_2592_p2;
reg   [12:0] add_ln477_reg_4152;
wire   [12:0] add_ln477_1_fu_2598_p2;
reg   [12:0] add_ln477_1_reg_4157;
wire   [12:0] add_ln478_fu_2740_p2;
reg   [12:0] add_ln478_reg_4162;
wire   [12:0] add_ln478_1_fu_2746_p2;
reg   [12:0] add_ln478_1_reg_4167;
wire   [12:0] add_ln479_fu_2888_p2;
reg   [12:0] add_ln479_reg_4172;
wire   [12:0] add_ln479_1_fu_2894_p2;
reg   [12:0] add_ln479_1_reg_4177;
reg   [8:0] w_8_reg_4202;
reg   [8:0] w_8_reg_4202_pp0_iter8_reg;
reg   [8:0] w_8_reg_4202_pp0_iter9_reg;
wire   [7:0] w_3_fu_3108_p4;
reg   [7:0] w_3_reg_4208;
reg   [7:0] w_3_reg_4208_pp0_iter8_reg;
reg   [7:0] w_3_reg_4208_pp0_iter9_reg;
wire   [7:0] w_5_fu_3122_p4;
reg   [7:0] w_5_reg_4213;
reg   [7:0] w_5_reg_4213_pp0_iter8_reg;
reg   [7:0] w_5_reg_4213_pp0_iter9_reg;
reg   [8:0] w_7_reg_4218;
reg   [8:0] w_7_reg_4218_pp0_iter8_reg;
reg   [8:0] w_7_reg_4218_pp0_iter9_reg;
wire   [8:0] add_ln495_fu_3146_p2;
reg   [8:0] add_ln495_reg_4224;
reg  signed [17:0] norm_reg_4234;
reg   [9:0] lshr_ln_reg_4242;
reg   [9:0] lshr_ln501_1_reg_4247;
reg   [9:0] lshr_ln501_1_reg_4247_pp0_iter11_reg;
reg   [9:0] lshr_ln501_2_reg_4252;
reg   [9:0] lshr_ln501_2_reg_4252_pp0_iter11_reg;
reg   [9:0] lshr_ln501_3_reg_4257;
wire   [23:0] mul_ln504_1_fu_3278_p2;
reg  signed [23:0] mul_ln504_1_reg_4282;
wire   [23:0] mul_ln504_2_fu_3284_p2;
reg  signed [23:0] mul_ln504_2_reg_4287;
wire   [25:0] add_ln504_2_fu_3302_p2;
reg   [25:0] add_ln504_2_reg_4302;
reg   [12:0] trunc_ln504_1_reg_4308;
wire   [15:0] g_1_fu_3383_p3;
reg   [15:0] g_1_reg_4313;
reg   [0:0] tmp_51_reg_4318;
wire   [0:0] icmp_ln510_fu_3408_p2;
reg   [0:0] icmp_ln510_reg_4324;
wire   [10:0] linebuf_yuv_3_address0;
wire   [10:0] linebuf_yuv_3_address1;
wire   [9:0] linebuf_yuv_3_q1;
wire   [10:0] linebuf_yuv_2_address0;
wire   [10:0] linebuf_yuv_2_address1;
wire   [9:0] linebuf_yuv_2_q1;
wire   [10:0] linebuf_yuv_1_address0;
wire   [10:0] linebuf_yuv_1_address1;
wire   [9:0] linebuf_yuv_1_q1;
wire   [10:0] linebuf_yuv_address0;
wire   [10:0] linebuf_yuv_address1;
wire   [9:0] linebuf_yuv_q1;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
reg   [9:0] ap_phi_mux_empty_147_phi_fu_653_p4;
wire   [9:0] select_ln387_16_fu_1225_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_147_reg_650;
reg   [9:0] ap_phi_mux_empty_148_phi_fu_663_p4;
wire   [9:0] select_ln387_17_fu_1233_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_148_reg_660;
reg   [9:0] ap_phi_mux_empty_150_phi_fu_673_p4;
wire   [9:0] select_ln387_19_fu_1248_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_150_reg_670;
reg   [9:0] ap_phi_mux_empty_151_phi_fu_683_p4;
wire   [9:0] select_ln387_8_fu_1167_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_151_reg_680;
reg   [9:0] ap_phi_mux_empty_152_phi_fu_692_p4;
wire   [9:0] select_ln387_9_fu_1174_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_152_reg_689;
reg   [9:0] ap_phi_mux_empty_154_phi_fu_702_p4;
wire   [9:0] select_ln387_11_fu_1187_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_154_reg_699;
reg   [9:0] ap_phi_mux_empty_155_phi_fu_711_p4;
wire   [9:0] select_ln387_12_fu_1194_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_155_reg_708;
reg   [9:0] ap_phi_mux_g_2_phi_fu_721_p4;
wire   [9:0] select_ln387_13_fu_1202_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_g_2_reg_718;
reg   [9:0] ap_phi_mux_empty_157_phi_fu_731_p4;
wire   [9:0] select_ln387_15_fu_1217_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_157_reg_728;
reg   [9:0] ap_phi_mux_empty_158_phi_fu_741_p4;
wire   [9:0] select_ln387_fu_1105_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_158_reg_738;
reg   [9:0] ap_phi_mux_empty_159_phi_fu_750_p4;
wire   [9:0] select_ln387_1_fu_1113_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_159_reg_747;
reg   [9:0] ap_phi_mux_empty_161_phi_fu_760_p4;
wire   [9:0] select_ln387_3_fu_1128_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_161_reg_757;
reg   [9:0] ap_phi_mux_empty_162_phi_fu_769_p4;
wire   [9:0] select_ln387_4_fu_1136_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_162_reg_766;
reg   [9:0] ap_phi_mux_empty_163_phi_fu_779_p4;
wire   [9:0] select_ln387_5_fu_1144_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_163_reg_776;
reg   [9:0] ap_phi_mux_empty_165_phi_fu_789_p4;
wire   [9:0] select_ln387_7_fu_1159_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_empty_165_reg_786;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_149_reg_796;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_149_reg_796;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_149_reg_796;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_149_reg_796;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_153_reg_805;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_153_reg_805;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_153_reg_805;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_153_reg_805;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_156_reg_814;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_156_reg_814;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_156_reg_814;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_156_reg_814;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_160_reg_823;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_160_reg_823;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_160_reg_823;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_160_reg_823;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_164_reg_832;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_164_reg_832;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_164_reg_832;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_164_reg_832;
wire   [63:0] zext_ln318_fu_965_p1;
wire   [63:0] zext_ln493_fu_3020_p1;
wire   [63:0] zext_ln493_1_fu_3051_p1;
wire   [63:0] zext_ln493_2_fu_3072_p1;
wire   [63:0] zext_ln493_3_fu_3093_p1;
wire   [63:0] zext_ln497_fu_3177_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [16:0] x_fu_232;
wire   [16:0] x_11_fu_959_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_z;
reg   [9:0] empty_127_fu_236;
reg   [9:0] empty_128_fu_240;
reg   [9:0] empty_129_fu_244;
reg   [9:0] empty_130_fu_248;
reg   [9:0] empty_131_fu_252;
reg   [9:0] empty_132_fu_256;
reg   [9:0] empty_133_fu_260;
reg   [9:0] empty_134_fu_264;
reg   [9:0] empty_135_fu_268;
reg   [9:0] empty_136_fu_272;
reg   [9:0] empty_137_fu_276;
reg   [9:0] empty_138_fu_280;
reg   [9:0] empty_139_fu_284;
reg   [9:0] empty_140_fu_288;
reg   [9:0] empty_141_fu_292;
reg   [9:0] empty_142_fu_296;
reg   [9:0] empty_143_fu_300;
reg   [9:0] empty_144_fu_304;
reg   [9:0] empty_145_fu_308;
reg   [9:0] empty_146_fu_312;
reg    imgBayer_read_local;
wire   [29:0] or_ln587_3_fu_3470_p4;
wire    ap_block_pp0_stage0_01001;
reg    imgG_write_local;
reg    linebuf_yuv_ce1_local;
reg    linebuf_yuv_we0_local;
reg    linebuf_yuv_ce0_local;
reg    linebuf_yuv_1_ce1_local;
reg    linebuf_yuv_1_we0_local;
wire   [9:0] PixBufVal_fu_1256_p3;
reg    linebuf_yuv_1_ce0_local;
reg    linebuf_yuv_2_ce1_local;
reg    linebuf_yuv_2_we0_local;
wire   [9:0] select_ln403_1_fu_1263_p3;
reg    linebuf_yuv_2_ce0_local;
reg    linebuf_yuv_3_ce1_local;
reg    linebuf_yuv_3_we0_local;
wire   [9:0] select_ln403_2_fu_1271_p3;
reg    linebuf_yuv_3_ce0_local;
reg    DIV1_TABLE_ce3_local;
reg    DIV1_TABLE_ce2_local;
reg    DIV1_TABLE_ce1_local;
reg    DIV1_TABLE_ce0_local;
reg    DIV2_TABLE_ce0_local;
wire   [16:0] out_x_fu_973_p2;
wire   [16:0] zext_ln275_cast_fu_841_p1;
wire   [0:0] trunc_ln279_fu_979_p1;
wire   [0:0] xor_ln439_fu_995_p2;
wire   [14:0] zext_ln439_fu_1001_p1;
wire   [16:0] or_ln585_fu_1011_p2;
wire   [10:0] shl_ln_fu_1393_p3;
wire   [11:0] zext_ln450_fu_1401_p1;
wire   [11:0] zext_ln450_4_fu_1417_p1;
wire   [11:0] sub_ln450_fu_1421_p2;
wire   [11:0] zext_ln450_2_fu_1409_p1;
wire   [10:0] shl_ln3_fu_1433_p3;
wire   [10:0] zext_ln451_2_fu_1449_p1;
wire   [10:0] zext_ln450_1_fu_1405_p1;
wire   [10:0] add_ln451_fu_1453_p2;
wire   [11:0] zext_ln451_fu_1441_p1;
wire   [11:0] zext_ln451_3_fu_1459_p1;
wire   [10:0] shl_ln4_fu_1469_p3;
wire   [11:0] zext_ln452_fu_1477_p1;
wire   [11:0] zext_ln452_2_fu_1485_p1;
wire   [11:0] sub_ln452_fu_1489_p2;
wire   [11:0] zext_ln451_1_fu_1445_p1;
wire   [10:0] shl_ln5_fu_1501_p3;
wire   [10:0] zext_ln452_1_fu_1481_p1;
wire   [10:0] zext_ln450_3_fu_1413_p1;
wire   [10:0] add_ln453_fu_1513_p2;
wire   [11:0] zext_ln453_fu_1509_p1;
wire   [11:0] zext_ln453_1_fu_1519_p1;
wire   [10:0] shl_ln6_fu_1529_p3;
wire   [11:0] zext_ln454_fu_1537_p1;
wire   [11:0] zext_ln454_2_fu_1545_p1;
wire   [11:0] sub_ln454_fu_1549_p2;
wire   [10:0] shl_ln7_fu_1561_p3;
wire   [10:0] zext_ln454_1_fu_1541_p1;
wire   [10:0] zext_ln455_2_fu_1577_p1;
wire   [10:0] add_ln455_fu_1581_p2;
wire   [11:0] zext_ln455_fu_1569_p1;
wire   [11:0] zext_ln455_3_fu_1587_p1;
wire   [10:0] shl_ln8_fu_1597_p3;
wire   [11:0] zext_ln456_fu_1605_p1;
wire   [11:0] zext_ln455_1_fu_1573_p1;
wire   [11:0] sub_ln456_fu_1609_p2;
wire   [10:0] shl_ln9_fu_1621_p3;
wire   [10:0] zext_ln457_1_fu_1633_p1;
wire   [10:0] add_ln457_fu_1637_p2;
wire   [11:0] zext_ln457_fu_1629_p1;
wire   [11:0] zext_ln457_2_fu_1643_p1;
wire   [10:0] shl_ln1_fu_1653_p3;
wire   [10:0] zext_ln458_1_fu_1665_p1;
wire   [10:0] add_ln458_fu_1669_p2;
wire   [11:0] zext_ln458_fu_1661_p1;
wire   [11:0] zext_ln458_2_fu_1675_p1;
wire   [10:0] shl_ln2_fu_1685_p3;
wire   [10:0] add_ln459_fu_1697_p2;
wire   [11:0] zext_ln459_fu_1693_p1;
wire   [11:0] zext_ln459_1_fu_1703_p1;
wire   [10:0] shl_ln10_fu_1713_p3;
wire   [10:0] zext_ln460_1_fu_1725_p1;
wire   [10:0] add_ln460_fu_1729_p2;
wire   [11:0] zext_ln460_fu_1721_p1;
wire   [11:0] zext_ln460_2_fu_1735_p1;
wire   [10:0] shl_ln11_fu_1745_p3;
wire   [10:0] add_ln461_fu_1757_p2;
wire   [11:0] zext_ln461_fu_1753_p1;
wire   [11:0] zext_ln461_1_fu_1763_p1;
wire   [11:0] K_fu_1427_p2;
wire   [11:0] K_2_fu_1495_p2;
wire   [11:0] K_4_fu_1555_p2;
wire   [11:0] K_6_fu_1615_p2;
wire   [11:0] K_1_fu_1463_p2;
wire   [11:0] K_3_fu_1523_p2;
wire   [11:0] K_9_fu_1707_p2;
wire   [11:0] K_11_fu_1767_p2;
wire   [11:0] K_5_fu_1591_p2;
wire   [11:0] K_7_fu_1647_p2;
wire   [11:0] K_8_fu_1679_p2;
wire   [11:0] K_10_fu_1739_p2;
wire   [10:0] sub_ln483_fu_1863_p2;
wire   [9:0] trunc_ln61_24_fu_1869_p1;
wire   [0:0] tmp_46_fu_1879_p3;
wire   [9:0] sub_ln61_24_fu_1873_p2;
wire   [9:0] select_ln61_16_fu_1887_p3;
wire   [10:0] sub_ln483_1_fu_1899_p2;
wire   [9:0] trunc_ln61_25_fu_1905_p1;
wire   [0:0] tmp_47_fu_1915_p3;
wire   [9:0] sub_ln61_25_fu_1909_p2;
wire   [9:0] select_ln61_17_fu_1923_p3;
wire   [10:0] zext_ln483_fu_1895_p1;
wire   [10:0] zext_ln483_1_fu_1931_p1;
wire   [10:0] add_ln483_fu_1935_p2;
wire   [10:0] sub_ln484_fu_1951_p2;
wire   [9:0] trunc_ln61_26_fu_1957_p1;
wire   [0:0] tmp_48_fu_1967_p3;
wire   [9:0] sub_ln61_26_fu_1961_p2;
wire   [9:0] select_ln61_18_fu_1975_p3;
wire   [10:0] sub_ln484_1_fu_1987_p2;
wire   [9:0] trunc_ln61_27_fu_1993_p1;
wire   [0:0] tmp_49_fu_2003_p3;
wire   [9:0] sub_ln61_27_fu_1997_p2;
wire   [9:0] select_ln61_19_fu_2011_p3;
wire   [10:0] zext_ln484_fu_1983_p1;
wire   [10:0] zext_ln484_1_fu_2019_p1;
wire   [10:0] add_ln484_fu_2023_p2;
wire  signed [13:0] sext_ln465_5_fu_2042_p1;
wire  signed [13:0] sext_ln465_4_fu_2039_p1;
wire  signed [13:0] sext_ln466_5_fu_2054_p1;
wire  signed [13:0] sext_ln466_4_fu_2051_p1;
wire  signed [13:0] sext_ln467_2_fu_2063_p1;
wire  signed [13:0] sext_ln468_3_fu_2075_p1;
wire  signed [13:0] sext_ln468_2_fu_2072_p1;
wire   [13:0] sub_ln472_fu_2092_p2;
wire   [11:0] trunc_ln472_1_fu_2098_p4;
wire   [11:0] trunc_ln472_2_fu_2112_p4;
wire  signed [12:0] sext_ln472_1_fu_2108_p1;
wire   [0:0] tmp_26_fu_2084_p3;
wire   [12:0] sub_ln472_1_fu_2126_p2;
wire  signed [12:0] sext_ln472_3_fu_2122_p1;
wire   [13:0] sub_ln472_2_fu_2148_p2;
wire   [11:0] trunc_ln472_4_fu_2154_p4;
wire   [11:0] trunc_ln472_5_fu_2168_p4;
wire  signed [12:0] sext_ln472_5_fu_2164_p1;
wire   [0:0] tmp_27_fu_2140_p3;
wire   [12:0] sub_ln472_3_fu_2182_p2;
wire  signed [12:0] sext_ln472_7_fu_2178_p1;
wire   [13:0] sub_ln472_4_fu_2204_p2;
wire   [11:0] trunc_ln472_7_fu_2210_p4;
wire   [11:0] trunc_ln472_8_fu_2224_p4;
wire  signed [12:0] sext_ln472_8_fu_2220_p1;
wire   [0:0] tmp_28_fu_2196_p3;
wire   [12:0] sub_ln472_5_fu_2238_p2;
wire  signed [12:0] sext_ln472_9_fu_2234_p1;
wire   [13:0] sub_ln472_6_fu_2260_p2;
wire   [11:0] trunc_ln472_s_fu_2266_p4;
wire   [11:0] trunc_ln472_3_fu_2280_p4;
wire  signed [12:0] sext_ln472_10_fu_2276_p1;
wire   [0:0] tmp_29_fu_2252_p3;
wire   [12:0] sub_ln472_7_fu_2294_p2;
wire  signed [12:0] sext_ln472_11_fu_2290_p1;
wire   [12:0] sub_ln476_fu_2308_p2;
wire   [11:0] trunc_ln61_fu_2312_p1;
wire   [0:0] tmp_30_fu_2322_p3;
wire   [11:0] sub_ln61_fu_2316_p2;
wire   [11:0] select_ln61_fu_2330_p3;
wire   [12:0] sub_ln476_1_fu_2342_p2;
wire   [11:0] trunc_ln61_9_fu_2346_p1;
wire   [0:0] tmp_31_fu_2356_p3;
wire   [11:0] sub_ln61_9_fu_2350_p2;
wire   [11:0] select_ln61_1_fu_2364_p3;
wire   [12:0] sub_ln476_2_fu_2376_p2;
wire   [11:0] trunc_ln61_10_fu_2380_p1;
wire   [0:0] tmp_32_fu_2390_p3;
wire   [11:0] sub_ln61_10_fu_2384_p2;
wire   [11:0] select_ln61_2_fu_2398_p3;
wire   [12:0] sub_ln476_3_fu_2410_p2;
wire   [11:0] trunc_ln61_11_fu_2414_p1;
wire   [0:0] tmp_33_fu_2424_p3;
wire   [11:0] sub_ln61_11_fu_2418_p2;
wire   [11:0] select_ln61_3_fu_2432_p3;
wire   [12:0] zext_ln476_3_fu_2440_p1;
wire   [12:0] zext_ln476_1_fu_2372_p1;
wire   [12:0] zext_ln476_fu_2338_p1;
wire   [12:0] zext_ln476_2_fu_2406_p1;
wire   [12:0] sub_ln477_fu_2456_p2;
wire   [11:0] trunc_ln61_12_fu_2460_p1;
wire   [0:0] tmp_34_fu_2470_p3;
wire   [11:0] sub_ln61_12_fu_2464_p2;
wire   [11:0] select_ln61_4_fu_2478_p3;
wire   [12:0] sub_ln477_1_fu_2490_p2;
wire   [11:0] trunc_ln61_13_fu_2494_p1;
wire   [0:0] tmp_35_fu_2504_p3;
wire   [11:0] sub_ln61_13_fu_2498_p2;
wire   [11:0] select_ln61_5_fu_2512_p3;
wire   [12:0] sub_ln477_2_fu_2524_p2;
wire   [11:0] trunc_ln61_14_fu_2528_p1;
wire   [0:0] tmp_36_fu_2538_p3;
wire   [11:0] sub_ln61_14_fu_2532_p2;
wire   [11:0] select_ln61_6_fu_2546_p3;
wire   [12:0] sub_ln477_3_fu_2558_p2;
wire   [11:0] trunc_ln61_15_fu_2562_p1;
wire   [0:0] tmp_37_fu_2572_p3;
wire   [11:0] sub_ln61_15_fu_2566_p2;
wire   [11:0] select_ln61_7_fu_2580_p3;
wire   [12:0] zext_ln477_3_fu_2588_p1;
wire   [12:0] zext_ln477_1_fu_2520_p1;
wire   [12:0] zext_ln477_fu_2486_p1;
wire   [12:0] zext_ln477_2_fu_2554_p1;
wire   [12:0] sub_ln478_fu_2604_p2;
wire   [11:0] trunc_ln61_16_fu_2608_p1;
wire   [0:0] tmp_38_fu_2618_p3;
wire   [11:0] sub_ln61_16_fu_2612_p2;
wire   [11:0] select_ln61_8_fu_2626_p3;
wire   [12:0] sub_ln478_1_fu_2638_p2;
wire   [11:0] trunc_ln61_17_fu_2642_p1;
wire   [0:0] tmp_39_fu_2652_p3;
wire   [11:0] sub_ln61_17_fu_2646_p2;
wire   [11:0] select_ln61_9_fu_2660_p3;
wire   [12:0] sub_ln478_2_fu_2672_p2;
wire   [11:0] trunc_ln61_18_fu_2676_p1;
wire   [0:0] tmp_40_fu_2686_p3;
wire   [11:0] sub_ln61_18_fu_2680_p2;
wire   [11:0] select_ln61_10_fu_2694_p3;
wire   [12:0] sub_ln478_3_fu_2706_p2;
wire   [11:0] trunc_ln61_19_fu_2710_p1;
wire   [0:0] tmp_41_fu_2720_p3;
wire   [11:0] sub_ln61_19_fu_2714_p2;
wire   [11:0] select_ln61_11_fu_2728_p3;
wire   [12:0] zext_ln478_3_fu_2736_p1;
wire   [12:0] zext_ln478_1_fu_2668_p1;
wire   [12:0] zext_ln478_fu_2634_p1;
wire   [12:0] zext_ln478_2_fu_2702_p1;
wire   [12:0] sub_ln479_fu_2752_p2;
wire   [11:0] trunc_ln61_20_fu_2756_p1;
wire   [0:0] tmp_42_fu_2766_p3;
wire   [11:0] sub_ln61_20_fu_2760_p2;
wire   [11:0] select_ln61_12_fu_2774_p3;
wire   [12:0] sub_ln479_1_fu_2786_p2;
wire   [11:0] trunc_ln61_21_fu_2790_p1;
wire   [0:0] tmp_43_fu_2800_p3;
wire   [11:0] sub_ln61_21_fu_2794_p2;
wire   [11:0] select_ln61_13_fu_2808_p3;
wire   [12:0] sub_ln479_2_fu_2820_p2;
wire   [11:0] trunc_ln61_22_fu_2824_p1;
wire   [0:0] tmp_44_fu_2834_p3;
wire   [11:0] sub_ln61_22_fu_2828_p2;
wire   [11:0] select_ln61_14_fu_2842_p3;
wire   [12:0] sub_ln479_3_fu_2854_p2;
wire   [11:0] trunc_ln61_23_fu_2858_p1;
wire   [0:0] tmp_45_fu_2868_p3;
wire   [11:0] sub_ln61_23_fu_2862_p2;
wire   [11:0] select_ln61_15_fu_2876_p3;
wire   [12:0] zext_ln479_3_fu_2884_p1;
wire   [12:0] zext_ln479_1_fu_2816_p1;
wire   [12:0] zext_ln479_fu_2782_p1;
wire   [12:0] zext_ln479_2_fu_2850_p1;
wire   [13:0] zext_ln476_5_fu_2903_p1;
wire   [13:0] zext_ln476_4_fu_2900_p1;
wire   [13:0] add_ln476_2_fu_2906_p2;
wire   [13:0] zext_ln477_5_fu_2925_p1;
wire   [13:0] zext_ln477_4_fu_2922_p1;
wire   [13:0] add_ln477_2_fu_2928_p2;
wire   [13:0] zext_ln478_5_fu_2947_p1;
wire   [13:0] zext_ln478_4_fu_2944_p1;
wire   [13:0] add_ln478_2_fu_2950_p2;
wire   [13:0] zext_ln479_5_fu_2969_p1;
wire   [13:0] zext_ln479_4_fu_2966_p1;
wire   [13:0] add_ln479_2_fu_2972_p2;
wire   [10:0] zext_ln483_2_fu_2988_p1;
wire   [10:0] add_ln492_fu_2994_p2;
wire   [12:0] zext_ln492_fu_3000_p1;
wire   [12:0] var_fu_2912_p4;
wire   [12:0] add_ln492_1_fu_3004_p2;
wire   [9:0] var_quant_fu_3010_p4;
wire   [10:0] zext_ln484_2_fu_2991_p1;
wire   [10:0] add_ln492_2_fu_3025_p2;
wire   [12:0] zext_ln492_1_fu_3031_p1;
wire   [12:0] var_1_fu_2934_p4;
wire   [12:0] add_ln492_3_fu_3035_p2;
wire   [9:0] var_quant_1_fu_3041_p4;
wire   [12:0] var_2_fu_2956_p4;
wire   [12:0] add_ln492_4_fu_3056_p2;
wire   [9:0] var_quant_2_fu_3062_p4;
wire   [12:0] var_3_fu_2978_p4;
wire   [12:0] add_ln492_5_fu_3077_p2;
wire   [9:0] var_quant_3_fu_3083_p4;
wire   [8:0] zext_ln488_1_fu_3118_p1;
wire   [8:0] zext_ln488_2_fu_3132_p1;
wire   [9:0] zext_ln495_1_fu_3158_p1;
wire   [9:0] zext_ln494_fu_3152_p1;
wire   [9:0] add_ln495_1_fu_3161_p2;
wire   [10:0] zext_ln495_fu_3167_p1;
wire   [10:0] zext_ln488_fu_3155_p1;
wire   [10:0] sw_1_fu_3171_p2;
wire   [8:0] mul_ln501_fu_3185_p1;
wire   [17:0] mul_ln501_fu_3185_p2;
wire   [7:0] mul_ln501_1_fu_3203_p1;
wire   [17:0] mul_ln501_1_fu_3203_p2;
wire   [7:0] mul_ln501_2_fu_3221_p1;
wire   [17:0] mul_ln501_2_fu_3221_p2;
wire   [8:0] mul_ln501_3_fu_3239_p1;
wire   [17:0] mul_ln501_3_fu_3239_p2;
wire   [9:0] mul_ln504_1_fu_3278_p1;
wire   [9:0] mul_ln504_2_fu_3284_p1;
wire  signed [24:0] grp_fu_3590_p3;
wire  signed [24:0] grp_fu_3581_p3;
wire  signed [25:0] sext_ln504_5_fu_3299_p1;
wire  signed [25:0] sext_ln504_4_fu_3296_p1;
wire   [25:0] sub_ln504_fu_3308_p2;
wire  signed [13:0] sext_ln504_6_fu_3335_p1;
wire   [14:0] zext_ln504_5_fu_3338_p1;
wire   [12:0] trunc_ln504_2_fu_3348_p4;
wire  signed [13:0] sext_ln504_8_fu_3357_p1;
wire   [0:0] tmp_50_fu_3328_p3;
wire   [14:0] sub_ln504_1_fu_3342_p2;
wire   [14:0] zext_ln504_6_fu_3361_p1;
wire   [14:0] select_ln504_fu_3365_p3;
wire  signed [15:0] sext_ln504_7_fu_3373_p1;
wire   [15:0] zext_ln504_4_fu_3324_p1;
wire   [15:0] g_fu_3377_p2;
wire   [5:0] tmp_52_fu_3398_p4;
wire   [9:0] select_ln507_fu_3414_p3;
wire   [9:0] select_ln507_1_fu_3421_p3;
wire   [0:0] xor_ln510_fu_3445_p2;
wire   [0:0] or_ln510_fu_3458_p2;
wire   [9:0] select_ln510_1_fu_3450_p3;
wire   [9:0] trunc_ln510_fu_3442_p1;
wire   [9:0] phi_ln511_fu_3435_p3;
wire   [9:0] select_ln510_fu_3462_p3;
wire   [9:0] phi_ln509_fu_3428_p3;
wire   [9:0] grp_fu_3581_p1;
wire   [9:0] grp_fu_3590_p1;
wire    ap_continue_int;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op107_load_state1;
reg    ap_enable_operation_107;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op119_load_state2;
reg    ap_enable_operation_119;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op125_store_state2;
reg    ap_enable_operation_125;
reg    ap_predicate_op120_load_state2;
reg    ap_enable_operation_120;
reg    ap_predicate_op151_load_state3;
reg    ap_enable_operation_151;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op180_store_state3;
reg    ap_enable_operation_180;
reg    ap_predicate_op121_load_state2;
reg    ap_enable_operation_121;
reg    ap_predicate_op152_load_state3;
reg    ap_enable_operation_152;
reg    ap_predicate_op179_store_state3;
reg    ap_enable_operation_179;
reg    ap_predicate_op122_load_state2;
reg    ap_enable_operation_122;
reg    ap_predicate_op153_load_state3;
reg    ap_enable_operation_153;
reg    ap_predicate_op178_store_state3;
reg    ap_enable_operation_178;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [16:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [29:0] pf_imgG_U_data_out;
wire    pf_imgG_U_data_out_vld;
wire    pf_imgG_U_pf_ready;
wire    pf_imgG_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_imgBayer;
reg    ap_frp_data_issued_nxt_imgBayer_op124;
reg   [3:0] ap_frp_data_req_imgBayer;
reg   [0:0] ap_frp_data_req_imgBayer_op124;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire   [23:0] grp_fu_3581_p10;
wire   [23:0] grp_fu_3590_p10;
wire   [17:0] mul_ln501_1_fu_3203_p10;
wire   [17:0] mul_ln501_2_fu_3221_p10;
wire   [17:0] mul_ln501_3_fu_3239_p10;
wire   [17:0] mul_ln501_fu_3185_p10;
wire   [23:0] mul_ln504_1_fu_3278_p10;
wire   [23:0] mul_ln504_2_fu_3284_p10;
reg    ap_condition_3103;
reg    ap_condition_3106;
reg    ap_condition_3131;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 x_fu_232 = 17'd0;
#0 empty_127_fu_236 = 10'd0;
#0 empty_128_fu_240 = 10'd0;
#0 empty_129_fu_244 = 10'd0;
#0 empty_130_fu_248 = 10'd0;
#0 empty_131_fu_252 = 10'd0;
#0 empty_132_fu_256 = 10'd0;
#0 empty_133_fu_260 = 10'd0;
#0 empty_134_fu_264 = 10'd0;
#0 empty_135_fu_268 = 10'd0;
#0 empty_136_fu_272 = 10'd0;
#0 empty_137_fu_276 = 10'd0;
#0 empty_138_fu_280 = 10'd0;
#0 empty_139_fu_284 = 10'd0;
#0 empty_140_fu_288 = 10'd0;
#0 empty_141_fu_292 = 10'd0;
#0 empty_142_fu_296 = 10'd0;
#0 empty_143_fu_300 = 10'd0;
#0 empty_144_fu_304 = 10'd0;
#0 empty_145_fu_308 = 10'd0;
#0 empty_146_fu_312 = 10'd0;
#0 ap_frp_data_req_imgBayer = 4'd0;
#0 pf_all_done = 1'b0;
end

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0_local),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1_local),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2_local),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3_local),
    .q3(DIV1_TABLE_q3)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0_local),
    .q0(DIV2_TABLE_q0)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
linebuf_yuv_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_3_address0),
    .ce0(linebuf_yuv_3_ce0_local),
    .we0(linebuf_yuv_3_we0_local),
    .d0(select_ln403_2_fu_1271_p3),
    .address1(linebuf_yuv_3_address1),
    .ce1(linebuf_yuv_3_ce1_local),
    .q1(linebuf_yuv_3_q1)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
linebuf_yuv_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_2_address0),
    .ce0(linebuf_yuv_2_ce0_local),
    .we0(linebuf_yuv_2_we0_local),
    .d0(select_ln403_1_fu_1263_p3),
    .address1(linebuf_yuv_2_address1),
    .ce1(linebuf_yuv_2_ce1_local),
    .q1(linebuf_yuv_2_q1)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
linebuf_yuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_1_address0),
    .ce0(linebuf_yuv_1_ce0_local),
    .we0(linebuf_yuv_1_we0_local),
    .d0(PixBufVal_fu_1256_p3),
    .address1(linebuf_yuv_1_address1),
    .ce1(linebuf_yuv_1_ce1_local),
    .q1(linebuf_yuv_1_q1)
);

design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
linebuf_yuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_address0),
    .ce0(linebuf_yuv_ce0_local),
    .we0(linebuf_yuv_we0_local),
    .d0(imgBayer_dout),
    .address1(linebuf_yuv_address1),
    .ce1(linebuf_yuv_ce1_local),
    .q1(linebuf_yuv_q1)
);

design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U55(
    .din0(norm_reg_4234),
    .din1(mul_ln501_fu_3185_p1),
    .dout(mul_ln501_fu_3185_p2)
);

design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U56(
    .din0(norm_reg_4234),
    .din1(mul_ln501_1_fu_3203_p1),
    .dout(mul_ln501_1_fu_3203_p2)
);

design_1_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U57(
    .din0(norm_reg_4234),
    .din1(mul_ln501_2_fu_3221_p1),
    .dout(mul_ln501_2_fu_3221_p2)
);

design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U58(
    .din0(norm_reg_4234),
    .din1(mul_ln501_3_fu_3239_p1),
    .dout(mul_ln501_3_fu_3239_p2)
);

design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_1_1_U59(
    .din0(ave_1_reg_4095_pp0_iter11_reg),
    .din1(mul_ln504_1_fu_3278_p1),
    .dout(mul_ln504_1_fu_3278_p2)
);

design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_1_1_U60(
    .din0(ave_2_reg_4100_pp0_iter11_reg),
    .din1(mul_ln504_2_fu_3284_p1),
    .dout(mul_ln504_2_fu_3284_p2)
);

design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_3_reg_4105_pp0_iter10_reg),
    .din1(grp_fu_3581_p1),
    .din2(mul_ln504_2_reg_4287),
    .ce(1'b1),
    .dout(grp_fu_3581_p3)
);

design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_reg_4090_pp0_iter10_reg),
    .din1(grp_fu_3590_p1),
    .din2(mul_ln504_1_reg_4282),
    .ce(1'b1),
    .dout(grp_fu_3590_p3)
);

design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

design_1_v_demosaic_0_0_frp_pipeline_valid #(
    .PipelineLatency( 17 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 2 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

design_1_v_demosaic_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 17 ),
    .PipelineII( 1 ),
    .DataWidth( 30 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_imgG_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(or_ln587_3_fu_3470_p4),
    .data_out(pf_imgG_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(imgG_write_local),
    .data_out_vld(pf_imgG_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_imgG_U_pf_ready),
    .pf_done(pf_imgG_U_pf_done),
    .data_out_read(imgG_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_imgBayer <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b0)) begin
            ap_frp_data_req_imgBayer <= (ap_frp_data_req_imgBayer - ap_frp_data_next_issued_imgBayer);
        end else begin
            ap_frp_data_req_imgBayer <= ((ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op124) - ap_frp_data_next_issued_imgBayer);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_imgG_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_3106)) begin
            ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= linebuf_yuv_q1;
        end else if ((1'b1 == ap_condition_3103)) begin
            ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= imgBayer_dout;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 <= ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_149_reg_796 <= empty_144_fu_304;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_149_reg_796 <= select_ln387_18_fu_1241_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_149_reg_796 <= ap_phi_reg_pp0_iter2_empty_149_reg_796;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_153_reg_805 <= empty_141_fu_292;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_153_reg_805 <= select_ln387_10_fu_1181_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_153_reg_805 <= ap_phi_reg_pp0_iter2_empty_153_reg_805;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_156_reg_814 <= empty_138_fu_280;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_156_reg_814 <= select_ln387_14_fu_1210_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_156_reg_814 <= ap_phi_reg_pp0_iter2_empty_156_reg_814;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_160_reg_823 <= empty_135_fu_268;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_160_reg_823 <= select_ln387_2_fu_1121_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_160_reg_823 <= ap_phi_reg_pp0_iter2_empty_160_reg_823;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_164_reg_832 <= empty_132_fu_256;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_164_reg_832 <= select_ln387_6_fu_1152_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_164_reg_832 <= ap_phi_reg_pp0_iter2_empty_164_reg_832;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_127_fu_236 <= p_lcssa51955201;
        end else if ((1'b1 == ap_condition_3131)) begin
            empty_127_fu_236 <= linebuf_yuv_3_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_128_fu_240 <= p_lcssa51965203;
        end else if ((1'b1 == ap_condition_3131)) begin
            empty_128_fu_240 <= linebuf_yuv_2_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_129_fu_244 <= p_lcssa51975205;
        end else if ((1'b1 == ap_condition_3131)) begin
            empty_129_fu_244 <= linebuf_yuv_1_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_130_fu_248 <= p_lcssa51985207;
        end else if ((1'b1 == ap_condition_3131)) begin
            empty_130_fu_248 <= LineBufVal_reg_3835;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_131_fu_252 <= p_lcssa51995209;
        end else if ((1'b1 == ap_condition_3131)) begin
            empty_131_fu_252 <= ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_132_fu_256 <= p_lcssa50195052;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_132_fu_256 <= ap_phi_mux_empty_165_phi_fu_789_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_133_fu_260 <= p_lcssa50215054;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_133_fu_260 <= ap_phi_mux_empty_163_phi_fu_779_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_134_fu_264 <= p_lcssa50225056;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_134_fu_264 <= ap_phi_mux_empty_162_phi_fu_769_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_135_fu_268 <= p_lcssa50235058;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_135_fu_268 <= ap_phi_mux_empty_161_phi_fu_760_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_136_fu_272 <= p_lcssa50255060;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_136_fu_272 <= ap_phi_mux_empty_159_phi_fu_750_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_137_fu_276 <= p_lcssa50265062;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_137_fu_276 <= ap_phi_mux_empty_158_phi_fu_741_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_138_fu_280 <= p_lcssa50275064;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_138_fu_280 <= ap_phi_mux_empty_157_phi_fu_731_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_139_fu_284 <= p_lcssa50295066;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_139_fu_284 <= ap_phi_mux_g_2_phi_fu_721_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_140_fu_288 <= p_lcssa50305068;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_140_fu_288 <= ap_phi_mux_empty_155_phi_fu_711_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_141_fu_292 <= p_lcssa50315070;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_141_fu_292 <= ap_phi_mux_empty_154_phi_fu_702_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_142_fu_296 <= p_lcssa50335072;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_142_fu_296 <= ap_phi_mux_empty_152_phi_fu_692_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_143_fu_300 <= p_lcssa50345074;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_143_fu_300 <= ap_phi_mux_empty_151_phi_fu_683_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_144_fu_304 <= p_lcssa50355076;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_144_fu_304 <= ap_phi_mux_empty_150_phi_fu_673_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_145_fu_308 <= p_lcssa50375078;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_145_fu_308 <= ap_phi_mux_empty_148_phi_fu_663_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_146_fu_312 <= p_lcssa50385080;
        end else if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_146_fu_312 <= ap_phi_mux_empty_147_phi_fu_653_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_147_reg_650 <= empty_131_fu_252;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_147_reg_650 <= select_ln387_16_fu_1225_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_147_reg_650 <= ap_phi_reg_pp0_iter2_empty_147_reg_650;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_148_reg_660 <= empty_146_fu_312;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_148_reg_660 <= select_ln387_17_fu_1233_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_148_reg_660 <= ap_phi_reg_pp0_iter2_empty_148_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_150_reg_670 <= empty_145_fu_308;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_150_reg_670 <= select_ln387_19_fu_1248_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_150_reg_670 <= ap_phi_reg_pp0_iter2_empty_150_reg_670;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_152_reg_689 <= empty_143_fu_300;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_152_reg_689 <= select_ln387_9_fu_1174_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_152_reg_689 <= ap_phi_reg_pp0_iter2_empty_152_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_155_reg_708 <= empty_129_fu_244;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_155_reg_708 <= select_ln387_12_fu_1194_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_155_reg_708 <= ap_phi_reg_pp0_iter2_empty_155_reg_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_157_reg_728 <= empty_139_fu_284;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_157_reg_728 <= select_ln387_15_fu_1217_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_157_reg_728 <= ap_phi_reg_pp0_iter2_empty_157_reg_728;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_159_reg_747 <= empty_137_fu_276;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_159_reg_747 <= select_ln387_1_fu_1113_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_159_reg_747 <= ap_phi_reg_pp0_iter2_empty_159_reg_747;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_162_reg_766 <= empty_127_fu_236;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_162_reg_766 <= select_ln387_4_fu_1136_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_162_reg_766 <= ap_phi_reg_pp0_iter2_empty_162_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_163_reg_776 <= empty_134_fu_264;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_163_reg_776 <= select_ln387_5_fu_1144_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_163_reg_776 <= ap_phi_reg_pp0_iter2_empty_163_reg_776;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_165_reg_786 <= empty_133_fu_260;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            empty_165_reg_786 <= select_ln387_7_fu_1159_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            empty_165_reg_786 <= ap_phi_reg_pp0_iter2_empty_165_reg_786;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            g_2_reg_718 <= empty_140_fu_288;
        end else if (((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0))) begin
            g_2_reg_718 <= select_ln387_13_fu_1202_p3;
        end else if (~(icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1)) begin
            g_2_reg_718 <= ap_phi_reg_pp0_iter2_g_2_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_fu_953_p2 == 1'd0)))) begin
        x_fu_232 <= x_11_fu_959_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        x_fu_232 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        LineBufVal_reg_3835 <= linebuf_yuv_q1;
        ap_phi_reg_pp0_iter2_empty_149_reg_796 <= ap_phi_reg_pp0_iter1_empty_149_reg_796;
        ap_phi_reg_pp0_iter2_empty_153_reg_805 <= ap_phi_reg_pp0_iter1_empty_153_reg_805;
        ap_phi_reg_pp0_iter2_empty_156_reg_814 <= ap_phi_reg_pp0_iter1_empty_156_reg_814;
        ap_phi_reg_pp0_iter2_empty_160_reg_823 <= ap_phi_reg_pp0_iter1_empty_160_reg_823;
        ap_phi_reg_pp0_iter2_empty_164_reg_832 <= ap_phi_reg_pp0_iter1_empty_164_reg_832;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        SD_1_reg_4085 <= {{add_ln484_fu_2023_p2[10:1]}};
        SD_1_reg_4085_pp0_iter4_reg <= SD_1_reg_4085;
        SD_1_reg_4085_pp0_iter5_reg <= SD_1_reg_4085_pp0_iter4_reg;
        SD_reg_4080 <= {{add_ln483_fu_1935_p2[10:1]}};
        SD_reg_4080_pp0_iter4_reg <= SD_reg_4080;
        SD_reg_4080_pp0_iter5_reg <= SD_reg_4080_pp0_iter4_reg;
        add_ln465_1_reg_4008 <= add_ln465_1_fu_1795_p2;
        add_ln465_reg_4003 <= add_ln465_fu_1789_p2;
        add_ln466_1_reg_4040 <= add_ln466_1_fu_1823_p2;
        add_ln466_reg_4035 <= add_ln466_fu_1817_p2;
        add_ln467_reg_4055 <= add_ln467_fu_1837_p2;
        add_ln468_1_reg_4075 <= add_ln468_1_fu_1857_p2;
        add_ln468_reg_4070 <= add_ln468_fu_1851_p2;
        add_ln476_1_reg_4147 <= add_ln476_1_fu_2450_p2;
        add_ln476_reg_4142 <= add_ln476_fu_2444_p2;
        add_ln477_1_reg_4157 <= add_ln477_1_fu_2598_p2;
        add_ln477_reg_4152 <= add_ln477_fu_2592_p2;
        add_ln478_1_reg_4167 <= add_ln478_1_fu_2746_p2;
        add_ln478_reg_4162 <= add_ln478_fu_2740_p2;
        add_ln479_1_reg_4177 <= add_ln479_1_fu_2894_p2;
        add_ln479_reg_4172 <= add_ln479_fu_2888_p2;
        add_ln495_reg_4224 <= add_ln495_fu_3146_p2;
        add_ln504_2_reg_4302 <= add_ln504_2_fu_3302_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ave_1_reg_4095 <= ave_1_fu_2057_p2;
        ave_1_reg_4095_pp0_iter10_reg <= ave_1_reg_4095_pp0_iter9_reg;
        ave_1_reg_4095_pp0_iter11_reg <= ave_1_reg_4095_pp0_iter10_reg;
        ave_1_reg_4095_pp0_iter5_reg <= ave_1_reg_4095;
        ave_1_reg_4095_pp0_iter6_reg <= ave_1_reg_4095_pp0_iter5_reg;
        ave_1_reg_4095_pp0_iter7_reg <= ave_1_reg_4095_pp0_iter6_reg;
        ave_1_reg_4095_pp0_iter8_reg <= ave_1_reg_4095_pp0_iter7_reg;
        ave_1_reg_4095_pp0_iter9_reg <= ave_1_reg_4095_pp0_iter8_reg;
        ave_2_reg_4100 <= ave_2_fu_2066_p2;
        ave_2_reg_4100_pp0_iter10_reg <= ave_2_reg_4100_pp0_iter9_reg;
        ave_2_reg_4100_pp0_iter11_reg <= ave_2_reg_4100_pp0_iter10_reg;
        ave_2_reg_4100_pp0_iter5_reg <= ave_2_reg_4100;
        ave_2_reg_4100_pp0_iter6_reg <= ave_2_reg_4100_pp0_iter5_reg;
        ave_2_reg_4100_pp0_iter7_reg <= ave_2_reg_4100_pp0_iter6_reg;
        ave_2_reg_4100_pp0_iter8_reg <= ave_2_reg_4100_pp0_iter7_reg;
        ave_2_reg_4100_pp0_iter9_reg <= ave_2_reg_4100_pp0_iter8_reg;
        ave_3_reg_4105 <= ave_3_fu_2078_p2;
        ave_3_reg_4105_pp0_iter10_reg <= ave_3_reg_4105_pp0_iter9_reg;
        ave_3_reg_4105_pp0_iter5_reg <= ave_3_reg_4105;
        ave_3_reg_4105_pp0_iter6_reg <= ave_3_reg_4105_pp0_iter5_reg;
        ave_3_reg_4105_pp0_iter7_reg <= ave_3_reg_4105_pp0_iter6_reg;
        ave_3_reg_4105_pp0_iter8_reg <= ave_3_reg_4105_pp0_iter7_reg;
        ave_3_reg_4105_pp0_iter9_reg <= ave_3_reg_4105_pp0_iter8_reg;
        ave_reg_4090 <= ave_fu_2045_p2;
        ave_reg_4090_pp0_iter10_reg <= ave_reg_4090_pp0_iter9_reg;
        ave_reg_4090_pp0_iter5_reg <= ave_reg_4090;
        ave_reg_4090_pp0_iter6_reg <= ave_reg_4090_pp0_iter5_reg;
        ave_reg_4090_pp0_iter7_reg <= ave_reg_4090_pp0_iter6_reg;
        ave_reg_4090_pp0_iter8_reg <= ave_reg_4090_pp0_iter7_reg;
        ave_reg_4090_pp0_iter9_reg <= ave_reg_4090_pp0_iter8_reg;
        g_1_reg_4313 <= g_1_fu_3383_p3;
        g_2_reg_718_pp0_iter10_reg <= g_2_reg_718_pp0_iter9_reg;
        g_2_reg_718_pp0_iter11_reg <= g_2_reg_718_pp0_iter10_reg;
        g_2_reg_718_pp0_iter12_reg <= g_2_reg_718_pp0_iter11_reg;
        g_2_reg_718_pp0_iter13_reg <= g_2_reg_718_pp0_iter12_reg;
        g_2_reg_718_pp0_iter14_reg <= g_2_reg_718_pp0_iter13_reg;
        g_2_reg_718_pp0_iter15_reg <= g_2_reg_718_pp0_iter14_reg;
        g_2_reg_718_pp0_iter3_reg <= g_2_reg_718;
        g_2_reg_718_pp0_iter4_reg <= g_2_reg_718_pp0_iter3_reg;
        g_2_reg_718_pp0_iter5_reg <= g_2_reg_718_pp0_iter4_reg;
        g_2_reg_718_pp0_iter6_reg <= g_2_reg_718_pp0_iter5_reg;
        g_2_reg_718_pp0_iter7_reg <= g_2_reg_718_pp0_iter6_reg;
        g_2_reg_718_pp0_iter8_reg <= g_2_reg_718_pp0_iter7_reg;
        g_2_reg_718_pp0_iter9_reg <= g_2_reg_718_pp0_iter8_reg;
        icmp_ln318_reg_3768_pp0_iter10_reg <= icmp_ln318_reg_3768_pp0_iter9_reg;
        icmp_ln318_reg_3768_pp0_iter11_reg <= icmp_ln318_reg_3768_pp0_iter10_reg;
        icmp_ln318_reg_3768_pp0_iter12_reg <= icmp_ln318_reg_3768_pp0_iter11_reg;
        icmp_ln318_reg_3768_pp0_iter13_reg <= icmp_ln318_reg_3768_pp0_iter12_reg;
        icmp_ln318_reg_3768_pp0_iter14_reg <= icmp_ln318_reg_3768_pp0_iter13_reg;
        icmp_ln318_reg_3768_pp0_iter2_reg <= icmp_ln318_reg_3768_pp0_iter1_reg;
        icmp_ln318_reg_3768_pp0_iter3_reg <= icmp_ln318_reg_3768_pp0_iter2_reg;
        icmp_ln318_reg_3768_pp0_iter4_reg <= icmp_ln318_reg_3768_pp0_iter3_reg;
        icmp_ln318_reg_3768_pp0_iter5_reg <= icmp_ln318_reg_3768_pp0_iter4_reg;
        icmp_ln318_reg_3768_pp0_iter6_reg <= icmp_ln318_reg_3768_pp0_iter5_reg;
        icmp_ln318_reg_3768_pp0_iter7_reg <= icmp_ln318_reg_3768_pp0_iter6_reg;
        icmp_ln318_reg_3768_pp0_iter8_reg <= icmp_ln318_reg_3768_pp0_iter7_reg;
        icmp_ln318_reg_3768_pp0_iter9_reg <= icmp_ln318_reg_3768_pp0_iter8_reg;
        icmp_ln439_reg_3824_pp0_iter10_reg <= icmp_ln439_reg_3824_pp0_iter9_reg;
        icmp_ln439_reg_3824_pp0_iter11_reg <= icmp_ln439_reg_3824_pp0_iter10_reg;
        icmp_ln439_reg_3824_pp0_iter12_reg <= icmp_ln439_reg_3824_pp0_iter11_reg;
        icmp_ln439_reg_3824_pp0_iter13_reg <= icmp_ln439_reg_3824_pp0_iter12_reg;
        icmp_ln439_reg_3824_pp0_iter14_reg <= icmp_ln439_reg_3824_pp0_iter13_reg;
        icmp_ln439_reg_3824_pp0_iter15_reg <= icmp_ln439_reg_3824_pp0_iter14_reg;
        icmp_ln439_reg_3824_pp0_iter2_reg <= icmp_ln439_reg_3824_pp0_iter1_reg;
        icmp_ln439_reg_3824_pp0_iter3_reg <= icmp_ln439_reg_3824_pp0_iter2_reg;
        icmp_ln439_reg_3824_pp0_iter4_reg <= icmp_ln439_reg_3824_pp0_iter3_reg;
        icmp_ln439_reg_3824_pp0_iter5_reg <= icmp_ln439_reg_3824_pp0_iter4_reg;
        icmp_ln439_reg_3824_pp0_iter6_reg <= icmp_ln439_reg_3824_pp0_iter5_reg;
        icmp_ln439_reg_3824_pp0_iter7_reg <= icmp_ln439_reg_3824_pp0_iter6_reg;
        icmp_ln439_reg_3824_pp0_iter8_reg <= icmp_ln439_reg_3824_pp0_iter7_reg;
        icmp_ln439_reg_3824_pp0_iter9_reg <= icmp_ln439_reg_3824_pp0_iter8_reg;
        icmp_ln510_reg_4324 <= icmp_ln510_fu_3408_p2;
        lshr_ln501_1_reg_4247 <= {{mul_ln501_1_fu_3203_p2[17:8]}};
        lshr_ln501_1_reg_4247_pp0_iter11_reg <= lshr_ln501_1_reg_4247;
        lshr_ln501_2_reg_4252 <= {{mul_ln501_2_fu_3221_p2[17:8]}};
        lshr_ln501_2_reg_4252_pp0_iter11_reg <= lshr_ln501_2_reg_4252;
        lshr_ln501_3_reg_4257 <= {{mul_ln501_3_fu_3239_p2[17:8]}};
        lshr_ln_reg_4242 <= {{mul_ln501_fu_3185_p2[17:8]}};
        mean_1_reg_4118 <= mean_1_fu_2188_p3;
        mean_2_reg_4126 <= mean_2_fu_2244_p3;
        mean_3_reg_4134 <= mean_3_fu_2300_p3;
        mean_reg_4110 <= mean_fu_2132_p3;
        mul_ln504_1_reg_4282 <= mul_ln504_1_fu_3278_p2;
        mul_ln504_2_reg_4287 <= mul_ln504_2_fu_3284_p2;
        norm_reg_4234 <= DIV2_TABLE_q0;
        p_load51_reg_3946_pp0_iter10_reg <= p_load51_reg_3946_pp0_iter9_reg;
        p_load51_reg_3946_pp0_iter11_reg <= p_load51_reg_3946_pp0_iter10_reg;
        p_load51_reg_3946_pp0_iter12_reg <= p_load51_reg_3946_pp0_iter11_reg;
        p_load51_reg_3946_pp0_iter13_reg <= p_load51_reg_3946_pp0_iter12_reg;
        p_load51_reg_3946_pp0_iter14_reg <= p_load51_reg_3946_pp0_iter13_reg;
        p_load51_reg_3946_pp0_iter3_reg <= p_load51_reg_3946;
        p_load51_reg_3946_pp0_iter4_reg <= p_load51_reg_3946_pp0_iter3_reg;
        p_load51_reg_3946_pp0_iter5_reg <= p_load51_reg_3946_pp0_iter4_reg;
        p_load51_reg_3946_pp0_iter6_reg <= p_load51_reg_3946_pp0_iter5_reg;
        p_load51_reg_3946_pp0_iter7_reg <= p_load51_reg_3946_pp0_iter6_reg;
        p_load51_reg_3946_pp0_iter8_reg <= p_load51_reg_3946_pp0_iter7_reg;
        p_load51_reg_3946_pp0_iter9_reg <= p_load51_reg_3946_pp0_iter8_reg;
        p_load52_reg_3940_pp0_iter10_reg <= p_load52_reg_3940_pp0_iter9_reg;
        p_load52_reg_3940_pp0_iter11_reg <= p_load52_reg_3940_pp0_iter10_reg;
        p_load52_reg_3940_pp0_iter12_reg <= p_load52_reg_3940_pp0_iter11_reg;
        p_load52_reg_3940_pp0_iter13_reg <= p_load52_reg_3940_pp0_iter12_reg;
        p_load52_reg_3940_pp0_iter14_reg <= p_load52_reg_3940_pp0_iter13_reg;
        p_load52_reg_3940_pp0_iter3_reg <= p_load52_reg_3940;
        p_load52_reg_3940_pp0_iter4_reg <= p_load52_reg_3940_pp0_iter3_reg;
        p_load52_reg_3940_pp0_iter5_reg <= p_load52_reg_3940_pp0_iter4_reg;
        p_load52_reg_3940_pp0_iter6_reg <= p_load52_reg_3940_pp0_iter5_reg;
        p_load52_reg_3940_pp0_iter7_reg <= p_load52_reg_3940_pp0_iter6_reg;
        p_load52_reg_3940_pp0_iter8_reg <= p_load52_reg_3940_pp0_iter7_reg;
        p_load52_reg_3940_pp0_iter9_reg <= p_load52_reg_3940_pp0_iter8_reg;
        p_load53_reg_3935_pp0_iter10_reg <= p_load53_reg_3935_pp0_iter9_reg;
        p_load53_reg_3935_pp0_iter11_reg <= p_load53_reg_3935_pp0_iter10_reg;
        p_load53_reg_3935_pp0_iter12_reg <= p_load53_reg_3935_pp0_iter11_reg;
        p_load53_reg_3935_pp0_iter13_reg <= p_load53_reg_3935_pp0_iter12_reg;
        p_load53_reg_3935_pp0_iter14_reg <= p_load53_reg_3935_pp0_iter13_reg;
        p_load53_reg_3935_pp0_iter3_reg <= p_load53_reg_3935;
        p_load53_reg_3935_pp0_iter4_reg <= p_load53_reg_3935_pp0_iter3_reg;
        p_load53_reg_3935_pp0_iter5_reg <= p_load53_reg_3935_pp0_iter4_reg;
        p_load53_reg_3935_pp0_iter6_reg <= p_load53_reg_3935_pp0_iter5_reg;
        p_load53_reg_3935_pp0_iter7_reg <= p_load53_reg_3935_pp0_iter6_reg;
        p_load53_reg_3935_pp0_iter8_reg <= p_load53_reg_3935_pp0_iter7_reg;
        p_load53_reg_3935_pp0_iter9_reg <= p_load53_reg_3935_pp0_iter8_reg;
        p_load54_reg_3930_pp0_iter10_reg <= p_load54_reg_3930_pp0_iter9_reg;
        p_load54_reg_3930_pp0_iter11_reg <= p_load54_reg_3930_pp0_iter10_reg;
        p_load54_reg_3930_pp0_iter12_reg <= p_load54_reg_3930_pp0_iter11_reg;
        p_load54_reg_3930_pp0_iter13_reg <= p_load54_reg_3930_pp0_iter12_reg;
        p_load54_reg_3930_pp0_iter14_reg <= p_load54_reg_3930_pp0_iter13_reg;
        p_load54_reg_3930_pp0_iter3_reg <= p_load54_reg_3930;
        p_load54_reg_3930_pp0_iter4_reg <= p_load54_reg_3930_pp0_iter3_reg;
        p_load54_reg_3930_pp0_iter5_reg <= p_load54_reg_3930_pp0_iter4_reg;
        p_load54_reg_3930_pp0_iter6_reg <= p_load54_reg_3930_pp0_iter5_reg;
        p_load54_reg_3930_pp0_iter7_reg <= p_load54_reg_3930_pp0_iter6_reg;
        p_load54_reg_3930_pp0_iter8_reg <= p_load54_reg_3930_pp0_iter7_reg;
        p_load54_reg_3930_pp0_iter9_reg <= p_load54_reg_3930_pp0_iter8_reg;
        p_load55_reg_3924_pp0_iter10_reg <= p_load55_reg_3924_pp0_iter9_reg;
        p_load55_reg_3924_pp0_iter11_reg <= p_load55_reg_3924_pp0_iter10_reg;
        p_load55_reg_3924_pp0_iter12_reg <= p_load55_reg_3924_pp0_iter11_reg;
        p_load55_reg_3924_pp0_iter13_reg <= p_load55_reg_3924_pp0_iter12_reg;
        p_load55_reg_3924_pp0_iter14_reg <= p_load55_reg_3924_pp0_iter13_reg;
        p_load55_reg_3924_pp0_iter3_reg <= p_load55_reg_3924;
        p_load55_reg_3924_pp0_iter4_reg <= p_load55_reg_3924_pp0_iter3_reg;
        p_load55_reg_3924_pp0_iter5_reg <= p_load55_reg_3924_pp0_iter4_reg;
        p_load55_reg_3924_pp0_iter6_reg <= p_load55_reg_3924_pp0_iter5_reg;
        p_load55_reg_3924_pp0_iter7_reg <= p_load55_reg_3924_pp0_iter6_reg;
        p_load55_reg_3924_pp0_iter8_reg <= p_load55_reg_3924_pp0_iter7_reg;
        p_load55_reg_3924_pp0_iter9_reg <= p_load55_reg_3924_pp0_iter8_reg;
        p_load56_reg_3919_pp0_iter10_reg <= p_load56_reg_3919_pp0_iter9_reg;
        p_load56_reg_3919_pp0_iter11_reg <= p_load56_reg_3919_pp0_iter10_reg;
        p_load56_reg_3919_pp0_iter12_reg <= p_load56_reg_3919_pp0_iter11_reg;
        p_load56_reg_3919_pp0_iter13_reg <= p_load56_reg_3919_pp0_iter12_reg;
        p_load56_reg_3919_pp0_iter14_reg <= p_load56_reg_3919_pp0_iter13_reg;
        p_load56_reg_3919_pp0_iter3_reg <= p_load56_reg_3919;
        p_load56_reg_3919_pp0_iter4_reg <= p_load56_reg_3919_pp0_iter3_reg;
        p_load56_reg_3919_pp0_iter5_reg <= p_load56_reg_3919_pp0_iter4_reg;
        p_load56_reg_3919_pp0_iter6_reg <= p_load56_reg_3919_pp0_iter5_reg;
        p_load56_reg_3919_pp0_iter7_reg <= p_load56_reg_3919_pp0_iter6_reg;
        p_load56_reg_3919_pp0_iter8_reg <= p_load56_reg_3919_pp0_iter7_reg;
        p_load56_reg_3919_pp0_iter9_reg <= p_load56_reg_3919_pp0_iter8_reg;
        p_load57_reg_3914_pp0_iter10_reg <= p_load57_reg_3914_pp0_iter9_reg;
        p_load57_reg_3914_pp0_iter11_reg <= p_load57_reg_3914_pp0_iter10_reg;
        p_load57_reg_3914_pp0_iter12_reg <= p_load57_reg_3914_pp0_iter11_reg;
        p_load57_reg_3914_pp0_iter13_reg <= p_load57_reg_3914_pp0_iter12_reg;
        p_load57_reg_3914_pp0_iter14_reg <= p_load57_reg_3914_pp0_iter13_reg;
        p_load57_reg_3914_pp0_iter3_reg <= p_load57_reg_3914;
        p_load57_reg_3914_pp0_iter4_reg <= p_load57_reg_3914_pp0_iter3_reg;
        p_load57_reg_3914_pp0_iter5_reg <= p_load57_reg_3914_pp0_iter4_reg;
        p_load57_reg_3914_pp0_iter6_reg <= p_load57_reg_3914_pp0_iter5_reg;
        p_load57_reg_3914_pp0_iter7_reg <= p_load57_reg_3914_pp0_iter6_reg;
        p_load57_reg_3914_pp0_iter8_reg <= p_load57_reg_3914_pp0_iter7_reg;
        p_load57_reg_3914_pp0_iter9_reg <= p_load57_reg_3914_pp0_iter8_reg;
        p_load58_reg_3908_pp0_iter10_reg <= p_load58_reg_3908_pp0_iter9_reg;
        p_load58_reg_3908_pp0_iter11_reg <= p_load58_reg_3908_pp0_iter10_reg;
        p_load58_reg_3908_pp0_iter12_reg <= p_load58_reg_3908_pp0_iter11_reg;
        p_load58_reg_3908_pp0_iter13_reg <= p_load58_reg_3908_pp0_iter12_reg;
        p_load58_reg_3908_pp0_iter14_reg <= p_load58_reg_3908_pp0_iter13_reg;
        p_load58_reg_3908_pp0_iter3_reg <= p_load58_reg_3908;
        p_load58_reg_3908_pp0_iter4_reg <= p_load58_reg_3908_pp0_iter3_reg;
        p_load58_reg_3908_pp0_iter5_reg <= p_load58_reg_3908_pp0_iter4_reg;
        p_load58_reg_3908_pp0_iter6_reg <= p_load58_reg_3908_pp0_iter5_reg;
        p_load58_reg_3908_pp0_iter7_reg <= p_load58_reg_3908_pp0_iter6_reg;
        p_load58_reg_3908_pp0_iter8_reg <= p_load58_reg_3908_pp0_iter7_reg;
        p_load58_reg_3908_pp0_iter9_reg <= p_load58_reg_3908_pp0_iter8_reg;
        p_load59_reg_3903_pp0_iter10_reg <= p_load59_reg_3903_pp0_iter9_reg;
        p_load59_reg_3903_pp0_iter11_reg <= p_load59_reg_3903_pp0_iter10_reg;
        p_load59_reg_3903_pp0_iter12_reg <= p_load59_reg_3903_pp0_iter11_reg;
        p_load59_reg_3903_pp0_iter13_reg <= p_load59_reg_3903_pp0_iter12_reg;
        p_load59_reg_3903_pp0_iter14_reg <= p_load59_reg_3903_pp0_iter13_reg;
        p_load59_reg_3903_pp0_iter3_reg <= p_load59_reg_3903;
        p_load59_reg_3903_pp0_iter4_reg <= p_load59_reg_3903_pp0_iter3_reg;
        p_load59_reg_3903_pp0_iter5_reg <= p_load59_reg_3903_pp0_iter4_reg;
        p_load59_reg_3903_pp0_iter6_reg <= p_load59_reg_3903_pp0_iter5_reg;
        p_load59_reg_3903_pp0_iter7_reg <= p_load59_reg_3903_pp0_iter6_reg;
        p_load59_reg_3903_pp0_iter8_reg <= p_load59_reg_3903_pp0_iter7_reg;
        p_load59_reg_3903_pp0_iter9_reg <= p_load59_reg_3903_pp0_iter8_reg;
        p_load60_reg_3898_pp0_iter10_reg <= p_load60_reg_3898_pp0_iter9_reg;
        p_load60_reg_3898_pp0_iter11_reg <= p_load60_reg_3898_pp0_iter10_reg;
        p_load60_reg_3898_pp0_iter12_reg <= p_load60_reg_3898_pp0_iter11_reg;
        p_load60_reg_3898_pp0_iter13_reg <= p_load60_reg_3898_pp0_iter12_reg;
        p_load60_reg_3898_pp0_iter14_reg <= p_load60_reg_3898_pp0_iter13_reg;
        p_load60_reg_3898_pp0_iter3_reg <= p_load60_reg_3898;
        p_load60_reg_3898_pp0_iter4_reg <= p_load60_reg_3898_pp0_iter3_reg;
        p_load60_reg_3898_pp0_iter5_reg <= p_load60_reg_3898_pp0_iter4_reg;
        p_load60_reg_3898_pp0_iter6_reg <= p_load60_reg_3898_pp0_iter5_reg;
        p_load60_reg_3898_pp0_iter7_reg <= p_load60_reg_3898_pp0_iter6_reg;
        p_load60_reg_3898_pp0_iter8_reg <= p_load60_reg_3898_pp0_iter7_reg;
        p_load60_reg_3898_pp0_iter9_reg <= p_load60_reg_3898_pp0_iter8_reg;
        p_load61_reg_3892_pp0_iter10_reg <= p_load61_reg_3892_pp0_iter9_reg;
        p_load61_reg_3892_pp0_iter11_reg <= p_load61_reg_3892_pp0_iter10_reg;
        p_load61_reg_3892_pp0_iter12_reg <= p_load61_reg_3892_pp0_iter11_reg;
        p_load61_reg_3892_pp0_iter13_reg <= p_load61_reg_3892_pp0_iter12_reg;
        p_load61_reg_3892_pp0_iter14_reg <= p_load61_reg_3892_pp0_iter13_reg;
        p_load61_reg_3892_pp0_iter3_reg <= p_load61_reg_3892;
        p_load61_reg_3892_pp0_iter4_reg <= p_load61_reg_3892_pp0_iter3_reg;
        p_load61_reg_3892_pp0_iter5_reg <= p_load61_reg_3892_pp0_iter4_reg;
        p_load61_reg_3892_pp0_iter6_reg <= p_load61_reg_3892_pp0_iter5_reg;
        p_load61_reg_3892_pp0_iter7_reg <= p_load61_reg_3892_pp0_iter6_reg;
        p_load61_reg_3892_pp0_iter8_reg <= p_load61_reg_3892_pp0_iter7_reg;
        p_load61_reg_3892_pp0_iter9_reg <= p_load61_reg_3892_pp0_iter8_reg;
        p_load62_reg_3887_pp0_iter10_reg <= p_load62_reg_3887_pp0_iter9_reg;
        p_load62_reg_3887_pp0_iter11_reg <= p_load62_reg_3887_pp0_iter10_reg;
        p_load62_reg_3887_pp0_iter12_reg <= p_load62_reg_3887_pp0_iter11_reg;
        p_load62_reg_3887_pp0_iter13_reg <= p_load62_reg_3887_pp0_iter12_reg;
        p_load62_reg_3887_pp0_iter14_reg <= p_load62_reg_3887_pp0_iter13_reg;
        p_load62_reg_3887_pp0_iter3_reg <= p_load62_reg_3887;
        p_load62_reg_3887_pp0_iter4_reg <= p_load62_reg_3887_pp0_iter3_reg;
        p_load62_reg_3887_pp0_iter5_reg <= p_load62_reg_3887_pp0_iter4_reg;
        p_load62_reg_3887_pp0_iter6_reg <= p_load62_reg_3887_pp0_iter5_reg;
        p_load62_reg_3887_pp0_iter7_reg <= p_load62_reg_3887_pp0_iter6_reg;
        p_load62_reg_3887_pp0_iter8_reg <= p_load62_reg_3887_pp0_iter7_reg;
        p_load62_reg_3887_pp0_iter9_reg <= p_load62_reg_3887_pp0_iter8_reg;
        p_load63_reg_3882_pp0_iter10_reg <= p_load63_reg_3882_pp0_iter9_reg;
        p_load63_reg_3882_pp0_iter11_reg <= p_load63_reg_3882_pp0_iter10_reg;
        p_load63_reg_3882_pp0_iter12_reg <= p_load63_reg_3882_pp0_iter11_reg;
        p_load63_reg_3882_pp0_iter13_reg <= p_load63_reg_3882_pp0_iter12_reg;
        p_load63_reg_3882_pp0_iter14_reg <= p_load63_reg_3882_pp0_iter13_reg;
        p_load63_reg_3882_pp0_iter3_reg <= p_load63_reg_3882;
        p_load63_reg_3882_pp0_iter4_reg <= p_load63_reg_3882_pp0_iter3_reg;
        p_load63_reg_3882_pp0_iter5_reg <= p_load63_reg_3882_pp0_iter4_reg;
        p_load63_reg_3882_pp0_iter6_reg <= p_load63_reg_3882_pp0_iter5_reg;
        p_load63_reg_3882_pp0_iter7_reg <= p_load63_reg_3882_pp0_iter6_reg;
        p_load63_reg_3882_pp0_iter8_reg <= p_load63_reg_3882_pp0_iter7_reg;
        p_load63_reg_3882_pp0_iter9_reg <= p_load63_reg_3882_pp0_iter8_reg;
        p_load64_reg_3876_pp0_iter10_reg <= p_load64_reg_3876_pp0_iter9_reg;
        p_load64_reg_3876_pp0_iter11_reg <= p_load64_reg_3876_pp0_iter10_reg;
        p_load64_reg_3876_pp0_iter12_reg <= p_load64_reg_3876_pp0_iter11_reg;
        p_load64_reg_3876_pp0_iter13_reg <= p_load64_reg_3876_pp0_iter12_reg;
        p_load64_reg_3876_pp0_iter14_reg <= p_load64_reg_3876_pp0_iter13_reg;
        p_load64_reg_3876_pp0_iter3_reg <= p_load64_reg_3876;
        p_load64_reg_3876_pp0_iter4_reg <= p_load64_reg_3876_pp0_iter3_reg;
        p_load64_reg_3876_pp0_iter5_reg <= p_load64_reg_3876_pp0_iter4_reg;
        p_load64_reg_3876_pp0_iter6_reg <= p_load64_reg_3876_pp0_iter5_reg;
        p_load64_reg_3876_pp0_iter7_reg <= p_load64_reg_3876_pp0_iter6_reg;
        p_load64_reg_3876_pp0_iter8_reg <= p_load64_reg_3876_pp0_iter7_reg;
        p_load64_reg_3876_pp0_iter9_reg <= p_load64_reg_3876_pp0_iter8_reg;
        p_load65_reg_3871_pp0_iter10_reg <= p_load65_reg_3871_pp0_iter9_reg;
        p_load65_reg_3871_pp0_iter11_reg <= p_load65_reg_3871_pp0_iter10_reg;
        p_load65_reg_3871_pp0_iter12_reg <= p_load65_reg_3871_pp0_iter11_reg;
        p_load65_reg_3871_pp0_iter13_reg <= p_load65_reg_3871_pp0_iter12_reg;
        p_load65_reg_3871_pp0_iter14_reg <= p_load65_reg_3871_pp0_iter13_reg;
        p_load65_reg_3871_pp0_iter3_reg <= p_load65_reg_3871;
        p_load65_reg_3871_pp0_iter4_reg <= p_load65_reg_3871_pp0_iter3_reg;
        p_load65_reg_3871_pp0_iter5_reg <= p_load65_reg_3871_pp0_iter4_reg;
        p_load65_reg_3871_pp0_iter6_reg <= p_load65_reg_3871_pp0_iter5_reg;
        p_load65_reg_3871_pp0_iter7_reg <= p_load65_reg_3871_pp0_iter6_reg;
        p_load65_reg_3871_pp0_iter8_reg <= p_load65_reg_3871_pp0_iter7_reg;
        p_load65_reg_3871_pp0_iter9_reg <= p_load65_reg_3871_pp0_iter8_reg;
        p_load67_reg_3866_pp0_iter10_reg <= p_load67_reg_3866_pp0_iter9_reg;
        p_load67_reg_3866_pp0_iter11_reg <= p_load67_reg_3866_pp0_iter10_reg;
        p_load67_reg_3866_pp0_iter12_reg <= p_load67_reg_3866_pp0_iter11_reg;
        p_load67_reg_3866_pp0_iter13_reg <= p_load67_reg_3866_pp0_iter12_reg;
        p_load67_reg_3866_pp0_iter14_reg <= p_load67_reg_3866_pp0_iter13_reg;
        p_load67_reg_3866_pp0_iter3_reg <= p_load67_reg_3866;
        p_load67_reg_3866_pp0_iter4_reg <= p_load67_reg_3866_pp0_iter3_reg;
        p_load67_reg_3866_pp0_iter5_reg <= p_load67_reg_3866_pp0_iter4_reg;
        p_load67_reg_3866_pp0_iter6_reg <= p_load67_reg_3866_pp0_iter5_reg;
        p_load67_reg_3866_pp0_iter7_reg <= p_load67_reg_3866_pp0_iter6_reg;
        p_load67_reg_3866_pp0_iter8_reg <= p_load67_reg_3866_pp0_iter7_reg;
        p_load67_reg_3866_pp0_iter9_reg <= p_load67_reg_3866_pp0_iter8_reg;
        p_load69_reg_3861_pp0_iter10_reg <= p_load69_reg_3861_pp0_iter9_reg;
        p_load69_reg_3861_pp0_iter11_reg <= p_load69_reg_3861_pp0_iter10_reg;
        p_load69_reg_3861_pp0_iter12_reg <= p_load69_reg_3861_pp0_iter11_reg;
        p_load69_reg_3861_pp0_iter13_reg <= p_load69_reg_3861_pp0_iter12_reg;
        p_load69_reg_3861_pp0_iter14_reg <= p_load69_reg_3861_pp0_iter13_reg;
        p_load69_reg_3861_pp0_iter3_reg <= p_load69_reg_3861;
        p_load69_reg_3861_pp0_iter4_reg <= p_load69_reg_3861_pp0_iter3_reg;
        p_load69_reg_3861_pp0_iter5_reg <= p_load69_reg_3861_pp0_iter4_reg;
        p_load69_reg_3861_pp0_iter6_reg <= p_load69_reg_3861_pp0_iter5_reg;
        p_load69_reg_3861_pp0_iter7_reg <= p_load69_reg_3861_pp0_iter6_reg;
        p_load69_reg_3861_pp0_iter8_reg <= p_load69_reg_3861_pp0_iter7_reg;
        p_load69_reg_3861_pp0_iter9_reg <= p_load69_reg_3861_pp0_iter8_reg;
        p_load71_reg_3856_pp0_iter10_reg <= p_load71_reg_3856_pp0_iter9_reg;
        p_load71_reg_3856_pp0_iter11_reg <= p_load71_reg_3856_pp0_iter10_reg;
        p_load71_reg_3856_pp0_iter12_reg <= p_load71_reg_3856_pp0_iter11_reg;
        p_load71_reg_3856_pp0_iter13_reg <= p_load71_reg_3856_pp0_iter12_reg;
        p_load71_reg_3856_pp0_iter14_reg <= p_load71_reg_3856_pp0_iter13_reg;
        p_load71_reg_3856_pp0_iter3_reg <= p_load71_reg_3856;
        p_load71_reg_3856_pp0_iter4_reg <= p_load71_reg_3856_pp0_iter3_reg;
        p_load71_reg_3856_pp0_iter5_reg <= p_load71_reg_3856_pp0_iter4_reg;
        p_load71_reg_3856_pp0_iter6_reg <= p_load71_reg_3856_pp0_iter5_reg;
        p_load71_reg_3856_pp0_iter7_reg <= p_load71_reg_3856_pp0_iter6_reg;
        p_load71_reg_3856_pp0_iter8_reg <= p_load71_reg_3856_pp0_iter7_reg;
        p_load71_reg_3856_pp0_iter9_reg <= p_load71_reg_3856_pp0_iter8_reg;
        p_load73_reg_3851_pp0_iter10_reg <= p_load73_reg_3851_pp0_iter9_reg;
        p_load73_reg_3851_pp0_iter11_reg <= p_load73_reg_3851_pp0_iter10_reg;
        p_load73_reg_3851_pp0_iter12_reg <= p_load73_reg_3851_pp0_iter11_reg;
        p_load73_reg_3851_pp0_iter13_reg <= p_load73_reg_3851_pp0_iter12_reg;
        p_load73_reg_3851_pp0_iter14_reg <= p_load73_reg_3851_pp0_iter13_reg;
        p_load73_reg_3851_pp0_iter3_reg <= p_load73_reg_3851;
        p_load73_reg_3851_pp0_iter4_reg <= p_load73_reg_3851_pp0_iter3_reg;
        p_load73_reg_3851_pp0_iter5_reg <= p_load73_reg_3851_pp0_iter4_reg;
        p_load73_reg_3851_pp0_iter6_reg <= p_load73_reg_3851_pp0_iter5_reg;
        p_load73_reg_3851_pp0_iter7_reg <= p_load73_reg_3851_pp0_iter6_reg;
        p_load73_reg_3851_pp0_iter8_reg <= p_load73_reg_3851_pp0_iter7_reg;
        p_load73_reg_3851_pp0_iter9_reg <= p_load73_reg_3851_pp0_iter8_reg;
        p_load_reg_3951_pp0_iter10_reg <= p_load_reg_3951_pp0_iter9_reg;
        p_load_reg_3951_pp0_iter11_reg <= p_load_reg_3951_pp0_iter10_reg;
        p_load_reg_3951_pp0_iter12_reg <= p_load_reg_3951_pp0_iter11_reg;
        p_load_reg_3951_pp0_iter13_reg <= p_load_reg_3951_pp0_iter12_reg;
        p_load_reg_3951_pp0_iter14_reg <= p_load_reg_3951_pp0_iter13_reg;
        p_load_reg_3951_pp0_iter3_reg <= p_load_reg_3951;
        p_load_reg_3951_pp0_iter4_reg <= p_load_reg_3951_pp0_iter3_reg;
        p_load_reg_3951_pp0_iter5_reg <= p_load_reg_3951_pp0_iter4_reg;
        p_load_reg_3951_pp0_iter6_reg <= p_load_reg_3951_pp0_iter5_reg;
        p_load_reg_3951_pp0_iter7_reg <= p_load_reg_3951_pp0_iter6_reg;
        p_load_reg_3951_pp0_iter8_reg <= p_load_reg_3951_pp0_iter7_reg;
        p_load_reg_3951_pp0_iter9_reg <= p_load_reg_3951_pp0_iter8_reg;
        sext_ln465_1_reg_3987 <= sext_ln465_1_fu_1777_p1;
        sext_ln465_1_reg_3987_pp0_iter4_reg <= sext_ln465_1_reg_3987;
        sext_ln465_2_reg_3992 <= sext_ln465_2_fu_1781_p1;
        sext_ln465_2_reg_3992_pp0_iter4_reg <= sext_ln465_2_reg_3992;
        sext_ln465_3_reg_3997 <= sext_ln465_3_fu_1785_p1;
        sext_ln465_3_reg_3997_pp0_iter4_reg <= sext_ln465_3_reg_3997;
        sext_ln465_reg_3981 <= sext_ln465_fu_1773_p1;
        sext_ln465_reg_3981_pp0_iter4_reg <= sext_ln465_reg_3981;
        sext_ln466_1_reg_4018 <= sext_ln466_1_fu_1805_p1;
        sext_ln466_1_reg_4018_pp0_iter4_reg <= sext_ln466_1_reg_4018;
        sext_ln466_2_reg_4024 <= sext_ln466_2_fu_1809_p1;
        sext_ln466_2_reg_4024_pp0_iter4_reg <= sext_ln466_2_reg_4024;
        sext_ln466_3_reg_4030 <= sext_ln466_3_fu_1813_p1;
        sext_ln466_3_reg_4030_pp0_iter4_reg <= sext_ln466_3_reg_4030;
        sext_ln466_reg_4013 <= sext_ln466_fu_1801_p1;
        sext_ln466_reg_4013_pp0_iter4_reg <= sext_ln466_reg_4013;
        sext_ln467_1_reg_4050 <= sext_ln467_1_fu_1833_p1;
        sext_ln467_1_reg_4050_pp0_iter4_reg <= sext_ln467_1_reg_4050;
        sext_ln467_reg_4045 <= sext_ln467_fu_1829_p1;
        sext_ln467_reg_4045_pp0_iter4_reg <= sext_ln467_reg_4045;
        sext_ln468_1_reg_4065 <= sext_ln468_1_fu_1847_p1;
        sext_ln468_1_reg_4065_pp0_iter4_reg <= sext_ln468_1_reg_4065;
        sext_ln468_reg_4060 <= sext_ln468_fu_1843_p1;
        sext_ln468_reg_4060_pp0_iter4_reg <= sext_ln468_reg_4060;
        tmp_51_reg_4318 <= g_1_fu_3383_p3[32'd15];
        tmp_53_reg_3831_pp0_iter10_reg <= tmp_53_reg_3831_pp0_iter9_reg;
        tmp_53_reg_3831_pp0_iter11_reg <= tmp_53_reg_3831_pp0_iter10_reg;
        tmp_53_reg_3831_pp0_iter12_reg <= tmp_53_reg_3831_pp0_iter11_reg;
        tmp_53_reg_3831_pp0_iter13_reg <= tmp_53_reg_3831_pp0_iter12_reg;
        tmp_53_reg_3831_pp0_iter14_reg <= tmp_53_reg_3831_pp0_iter13_reg;
        tmp_53_reg_3831_pp0_iter15_reg <= tmp_53_reg_3831_pp0_iter14_reg;
        tmp_53_reg_3831_pp0_iter2_reg <= tmp_53_reg_3831_pp0_iter1_reg;
        tmp_53_reg_3831_pp0_iter3_reg <= tmp_53_reg_3831_pp0_iter2_reg;
        tmp_53_reg_3831_pp0_iter4_reg <= tmp_53_reg_3831_pp0_iter3_reg;
        tmp_53_reg_3831_pp0_iter5_reg <= tmp_53_reg_3831_pp0_iter4_reg;
        tmp_53_reg_3831_pp0_iter6_reg <= tmp_53_reg_3831_pp0_iter5_reg;
        tmp_53_reg_3831_pp0_iter7_reg <= tmp_53_reg_3831_pp0_iter6_reg;
        tmp_53_reg_3831_pp0_iter8_reg <= tmp_53_reg_3831_pp0_iter7_reg;
        tmp_53_reg_3831_pp0_iter9_reg <= tmp_53_reg_3831_pp0_iter8_reg;
        trunc_ln504_1_reg_4308 <= {{sub_ln504_fu_3308_p2[25:13]}};
        w_3_reg_4208 <= {{DIV1_TABLE_q2[9:2]}};
        w_3_reg_4208_pp0_iter8_reg <= w_3_reg_4208;
        w_3_reg_4208_pp0_iter9_reg <= w_3_reg_4208_pp0_iter8_reg;
        w_5_reg_4213 <= {{DIV1_TABLE_q1[9:2]}};
        w_5_reg_4213_pp0_iter8_reg <= w_5_reg_4213;
        w_5_reg_4213_pp0_iter9_reg <= w_5_reg_4213_pp0_iter8_reg;
        w_7_reg_4218 <= {{DIV1_TABLE_q0[9:1]}};
        w_7_reg_4218_pp0_iter8_reg <= w_7_reg_4218;
        w_7_reg_4218_pp0_iter9_reg <= w_7_reg_4218_pp0_iter8_reg;
        w_8_reg_4202 <= {{DIV1_TABLE_q3[9:1]}};
        w_8_reg_4202_pp0_iter8_reg <= w_8_reg_4202;
        w_8_reg_4202_pp0_iter9_reg <= w_8_reg_4202_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp147_reg_3800 <= cmp147_fu_989_p2;
        cmp147_reg_3800_pp0_iter1_reg <= cmp147_reg_3800;
        icmp_ln318_reg_3768 <= icmp_ln318_fu_953_p2;
        icmp_ln318_reg_3768_pp0_iter1_reg <= icmp_ln318_reg_3768;
        icmp_ln328_reg_3772 <= icmp_ln328_fu_983_p2;
        icmp_ln328_reg_3772_pp0_iter1_reg <= icmp_ln328_reg_3772;
        icmp_ln439_reg_3824 <= icmp_ln439_fu_1005_p2;
        icmp_ln439_reg_3824_pp0_iter1_reg <= icmp_ln439_reg_3824;
        linebuf_yuv_1_addr_reg_3782 <= zext_ln318_fu_965_p1;
        linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg <= linebuf_yuv_1_addr_reg_3782;
        linebuf_yuv_2_addr_reg_3788 <= zext_ln318_fu_965_p1;
        linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg <= linebuf_yuv_2_addr_reg_3788;
        linebuf_yuv_3_addr_reg_3794 <= zext_ln318_fu_965_p1;
        linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg <= linebuf_yuv_3_addr_reg_3794;
        linebuf_yuv_addr_reg_3776 <= zext_ln318_fu_965_p1;
        tmp_53_reg_3831 <= or_ln585_fu_1011_p2[32'd16];
        tmp_53_reg_3831_pp0_iter1_reg <= tmp_53_reg_3831;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd0] == 1'b1))) begin
        ap_phi_reg_pp0_iter1_empty_149_reg_796 <= ap_phi_reg_pp0_iter0_empty_149_reg_796;
        ap_phi_reg_pp0_iter1_empty_153_reg_805 <= ap_phi_reg_pp0_iter0_empty_153_reg_805;
        ap_phi_reg_pp0_iter1_empty_156_reg_814 <= ap_phi_reg_pp0_iter0_empty_156_reg_814;
        ap_phi_reg_pp0_iter1_empty_160_reg_823 <= ap_phi_reg_pp0_iter0_empty_160_reg_823;
        ap_phi_reg_pp0_iter1_empty_164_reg_832 <= ap_phi_reg_pp0_iter0_empty_164_reg_832;
        ap_phi_reg_pp0_iter1_p_0_0_03845_45013_ph_reg_641 <= ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_load51_reg_3946 <= empty_145_fu_308;
        p_load52_reg_3940 <= empty_144_fu_304;
        p_load53_reg_3935 <= empty_143_fu_300;
        p_load54_reg_3930 <= empty_142_fu_296;
        p_load55_reg_3924 <= empty_141_fu_292;
        p_load56_reg_3919 <= empty_140_fu_288;
        p_load57_reg_3914 <= empty_139_fu_284;
        p_load58_reg_3908 <= empty_138_fu_280;
        p_load59_reg_3903 <= empty_137_fu_276;
        p_load60_reg_3898 <= empty_136_fu_272;
        p_load61_reg_3892 <= empty_135_fu_268;
        p_load62_reg_3887 <= empty_134_fu_264;
        p_load63_reg_3882 <= empty_133_fu_260;
        p_load64_reg_3876 <= empty_132_fu_256;
        p_load65_reg_3871 <= empty_131_fu_252;
        p_load67_reg_3866 <= empty_130_fu_248;
        p_load69_reg_3861 <= empty_129_fu_244;
        p_load71_reg_3856 <= empty_128_fu_240;
        p_load73_reg_3851 <= empty_127_fu_236;
        p_load_reg_3951 <= empty_146_fu_312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce0_local = 1'b1;
    end else begin
        DIV1_TABLE_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce1_local = 1'b1;
    end else begin
        DIV1_TABLE_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce2_local = 1'b1;
    end else begin
        DIV1_TABLE_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce3_local = 1'b1;
    end else begin
        DIV1_TABLE_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        DIV2_TABLE_ce0_local = 1'b1;
    end else begin
        DIV2_TABLE_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln318_fu_953_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op124_read_state2 == 1'b1) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_imgBayer_op124 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_imgBayer_op124 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_imgBayer_op124 == 1'b1)) begin
        ap_frp_data_next_issued_imgBayer = 1'd1;
    end else begin
        ap_frp_data_next_issued_imgBayer = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln328_fu_983_p2 == 1'd1) & (cmp84_read_read_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln318_fu_953_p2 == 1'd0))) begin
        ap_frp_data_req_imgBayer_op124 = 1'd1;
    end else begin
        ap_frp_data_req_imgBayer_op124 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_147_phi_fu_653_p4 = empty_131_fu_252;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_147_phi_fu_653_p4 = select_ln387_16_fu_1225_p3;
        end else begin
            ap_phi_mux_empty_147_phi_fu_653_p4 = ap_phi_reg_pp0_iter2_empty_147_reg_650;
        end
    end else begin
        ap_phi_mux_empty_147_phi_fu_653_p4 = ap_phi_reg_pp0_iter2_empty_147_reg_650;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_148_phi_fu_663_p4 = empty_146_fu_312;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_148_phi_fu_663_p4 = select_ln387_17_fu_1233_p3;
        end else begin
            ap_phi_mux_empty_148_phi_fu_663_p4 = ap_phi_reg_pp0_iter2_empty_148_reg_660;
        end
    end else begin
        ap_phi_mux_empty_148_phi_fu_663_p4 = ap_phi_reg_pp0_iter2_empty_148_reg_660;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_150_phi_fu_673_p4 = empty_145_fu_308;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_150_phi_fu_673_p4 = select_ln387_19_fu_1248_p3;
        end else begin
            ap_phi_mux_empty_150_phi_fu_673_p4 = ap_phi_reg_pp0_iter2_empty_150_reg_670;
        end
    end else begin
        ap_phi_mux_empty_150_phi_fu_673_p4 = ap_phi_reg_pp0_iter2_empty_150_reg_670;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_151_phi_fu_683_p4 = empty_130_fu_248;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_151_phi_fu_683_p4 = select_ln387_8_fu_1167_p3;
        end else begin
            ap_phi_mux_empty_151_phi_fu_683_p4 = ap_phi_reg_pp0_iter2_empty_151_reg_680;
        end
    end else begin
        ap_phi_mux_empty_151_phi_fu_683_p4 = ap_phi_reg_pp0_iter2_empty_151_reg_680;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_152_phi_fu_692_p4 = empty_143_fu_300;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_152_phi_fu_692_p4 = select_ln387_9_fu_1174_p3;
        end else begin
            ap_phi_mux_empty_152_phi_fu_692_p4 = ap_phi_reg_pp0_iter2_empty_152_reg_689;
        end
    end else begin
        ap_phi_mux_empty_152_phi_fu_692_p4 = ap_phi_reg_pp0_iter2_empty_152_reg_689;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_154_phi_fu_702_p4 = empty_142_fu_296;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_154_phi_fu_702_p4 = select_ln387_11_fu_1187_p3;
        end else begin
            ap_phi_mux_empty_154_phi_fu_702_p4 = ap_phi_reg_pp0_iter2_empty_154_reg_699;
        end
    end else begin
        ap_phi_mux_empty_154_phi_fu_702_p4 = ap_phi_reg_pp0_iter2_empty_154_reg_699;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_155_phi_fu_711_p4 = empty_129_fu_244;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_155_phi_fu_711_p4 = select_ln387_12_fu_1194_p3;
        end else begin
            ap_phi_mux_empty_155_phi_fu_711_p4 = ap_phi_reg_pp0_iter2_empty_155_reg_708;
        end
    end else begin
        ap_phi_mux_empty_155_phi_fu_711_p4 = ap_phi_reg_pp0_iter2_empty_155_reg_708;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_157_phi_fu_731_p4 = empty_139_fu_284;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_157_phi_fu_731_p4 = select_ln387_15_fu_1217_p3;
        end else begin
            ap_phi_mux_empty_157_phi_fu_731_p4 = ap_phi_reg_pp0_iter2_empty_157_reg_728;
        end
    end else begin
        ap_phi_mux_empty_157_phi_fu_731_p4 = ap_phi_reg_pp0_iter2_empty_157_reg_728;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_158_phi_fu_741_p4 = empty_128_fu_240;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_158_phi_fu_741_p4 = select_ln387_fu_1105_p3;
        end else begin
            ap_phi_mux_empty_158_phi_fu_741_p4 = ap_phi_reg_pp0_iter2_empty_158_reg_738;
        end
    end else begin
        ap_phi_mux_empty_158_phi_fu_741_p4 = ap_phi_reg_pp0_iter2_empty_158_reg_738;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_159_phi_fu_750_p4 = empty_137_fu_276;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_159_phi_fu_750_p4 = select_ln387_1_fu_1113_p3;
        end else begin
            ap_phi_mux_empty_159_phi_fu_750_p4 = ap_phi_reg_pp0_iter2_empty_159_reg_747;
        end
    end else begin
        ap_phi_mux_empty_159_phi_fu_750_p4 = ap_phi_reg_pp0_iter2_empty_159_reg_747;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_161_phi_fu_760_p4 = empty_136_fu_272;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_161_phi_fu_760_p4 = select_ln387_3_fu_1128_p3;
        end else begin
            ap_phi_mux_empty_161_phi_fu_760_p4 = ap_phi_reg_pp0_iter2_empty_161_reg_757;
        end
    end else begin
        ap_phi_mux_empty_161_phi_fu_760_p4 = ap_phi_reg_pp0_iter2_empty_161_reg_757;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_162_phi_fu_769_p4 = empty_127_fu_236;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_162_phi_fu_769_p4 = select_ln387_4_fu_1136_p3;
        end else begin
            ap_phi_mux_empty_162_phi_fu_769_p4 = ap_phi_reg_pp0_iter2_empty_162_reg_766;
        end
    end else begin
        ap_phi_mux_empty_162_phi_fu_769_p4 = ap_phi_reg_pp0_iter2_empty_162_reg_766;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_163_phi_fu_779_p4 = empty_134_fu_264;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_163_phi_fu_779_p4 = select_ln387_5_fu_1144_p3;
        end else begin
            ap_phi_mux_empty_163_phi_fu_779_p4 = ap_phi_reg_pp0_iter2_empty_163_reg_776;
        end
    end else begin
        ap_phi_mux_empty_163_phi_fu_779_p4 = ap_phi_reg_pp0_iter2_empty_163_reg_776;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_empty_165_phi_fu_789_p4 = empty_133_fu_260;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_empty_165_phi_fu_789_p4 = select_ln387_7_fu_1159_p3;
        end else begin
            ap_phi_mux_empty_165_phi_fu_789_p4 = ap_phi_reg_pp0_iter2_empty_165_reg_786;
        end
    end else begin
        ap_phi_mux_empty_165_phi_fu_789_p4 = ap_phi_reg_pp0_iter2_empty_165_reg_786;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_g_2_phi_fu_721_p4 = empty_140_fu_288;
        end else if ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_g_2_phi_fu_721_p4 = select_ln387_13_fu_1202_p3;
        end else begin
            ap_phi_mux_g_2_phi_fu_721_p4 = ap_phi_reg_pp0_iter2_g_2_reg_718;
        end
    end else begin
        ap_phi_mux_g_2_phi_fu_721_p4 = ap_phi_reg_pp0_iter2_g_2_reg_718;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[5'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_z = 17'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_232;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_3768_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op124_read_state2 == 1'b1)))) begin
        imgBayer_read_local = 1'b1;
    end else begin
        imgBayer_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_imgG_U_data_out_vld == 1'b1)) begin
        imgG_write = 1'b1;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (tmp_53_reg_3831_pp0_iter15_reg == 1'd0))) begin
        imgG_write_local = 1'b1;
    end else begin
        imgG_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_1_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        linebuf_yuv_1_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_1_we0_local = 1'b1;
    end else begin
        linebuf_yuv_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_2_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        linebuf_yuv_2_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_2_we0_local = 1'b1;
    end else begin
        linebuf_yuv_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_3_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        linebuf_yuv_3_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_3_we0_local = 1'b1;
    end else begin
        linebuf_yuv_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd1] == 1'b1))) begin
        linebuf_yuv_ce0_local = 1'b1;
    end else begin
        linebuf_yuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[5'd0] == 1'b1))) begin
        linebuf_yuv_ce1_local = 1'b1;
    end else begin
        linebuf_yuv_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (cmp84 == 1'd1) & (icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0)))) begin
        linebuf_yuv_we0_local = 1'b1;
    end else begin
        linebuf_yuv_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_3768_pp0_iter14_reg == 1'd1) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln493_3_fu_3093_p1;

assign DIV1_TABLE_address1 = zext_ln493_2_fu_3072_p1;

assign DIV1_TABLE_address2 = zext_ln493_1_fu_3051_p1;

assign DIV1_TABLE_address3 = zext_ln493_fu_3020_p1;

assign DIV2_TABLE_address0 = zext_ln497_fu_3177_p1;

assign K_10_fu_1739_p2 = (zext_ln460_fu_1721_p1 - zext_ln460_2_fu_1735_p1);

assign K_11_fu_1767_p2 = (zext_ln461_fu_1753_p1 - zext_ln461_1_fu_1763_p1);

assign K_1_fu_1463_p2 = (zext_ln451_fu_1441_p1 - zext_ln451_3_fu_1459_p1);

assign K_2_fu_1495_p2 = (sub_ln452_fu_1489_p2 - zext_ln451_1_fu_1445_p1);

assign K_3_fu_1523_p2 = (zext_ln453_fu_1509_p1 - zext_ln453_1_fu_1519_p1);

assign K_4_fu_1555_p2 = (sub_ln454_fu_1549_p2 - zext_ln452_2_fu_1485_p1);

assign K_5_fu_1591_p2 = (zext_ln455_fu_1569_p1 - zext_ln455_3_fu_1587_p1);

assign K_6_fu_1615_p2 = (sub_ln456_fu_1609_p2 - zext_ln450_4_fu_1417_p1);

assign K_7_fu_1647_p2 = (zext_ln457_fu_1629_p1 - zext_ln457_2_fu_1643_p1);

assign K_8_fu_1679_p2 = (zext_ln458_fu_1661_p1 - zext_ln458_2_fu_1675_p1);

assign K_9_fu_1707_p2 = (zext_ln459_fu_1693_p1 - zext_ln459_1_fu_1703_p1);

assign K_fu_1427_p2 = (sub_ln450_fu_1421_p2 - zext_ln450_2_fu_1409_p1);

assign PixBufVal_fu_1256_p3 = ((cmp170[0:0] == 1'b1) ? LineBufVal_reg_3835 : ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641);

assign add_ln451_fu_1453_p2 = (zext_ln451_2_fu_1449_p1 + zext_ln450_1_fu_1405_p1);

assign add_ln453_fu_1513_p2 = (zext_ln452_1_fu_1481_p1 + zext_ln450_3_fu_1413_p1);

assign add_ln455_fu_1581_p2 = (zext_ln454_1_fu_1541_p1 + zext_ln455_2_fu_1577_p1);

assign add_ln457_fu_1637_p2 = (zext_ln455_2_fu_1577_p1 + zext_ln457_1_fu_1633_p1);

assign add_ln458_fu_1669_p2 = (zext_ln458_1_fu_1665_p1 + zext_ln457_1_fu_1633_p1);

assign add_ln459_fu_1697_p2 = (zext_ln450_3_fu_1413_p1 + zext_ln458_1_fu_1665_p1);

assign add_ln460_fu_1729_p2 = (zext_ln458_1_fu_1665_p1 + zext_ln460_1_fu_1725_p1);

assign add_ln461_fu_1757_p2 = (zext_ln450_1_fu_1405_p1 + zext_ln460_1_fu_1725_p1);

assign add_ln465_1_fu_1795_p2 = ($signed(sext_ln465_fu_1773_p1) + $signed(sext_ln465_1_fu_1777_p1));

assign add_ln465_fu_1789_p2 = ($signed(sext_ln465_2_fu_1781_p1) + $signed(sext_ln465_3_fu_1785_p1));

assign add_ln466_1_fu_1823_p2 = ($signed(sext_ln466_3_fu_1813_p1) + $signed(sext_ln466_fu_1801_p1));

assign add_ln466_fu_1817_p2 = ($signed(sext_ln466_1_fu_1805_p1) + $signed(sext_ln466_2_fu_1809_p1));

assign add_ln467_fu_1837_p2 = ($signed(sext_ln467_fu_1829_p1) + $signed(sext_ln467_1_fu_1833_p1));

assign add_ln468_1_fu_1857_p2 = ($signed(sext_ln465_3_fu_1785_p1) + $signed(sext_ln465_fu_1773_p1));

assign add_ln468_fu_1851_p2 = ($signed(sext_ln468_fu_1843_p1) + $signed(sext_ln468_1_fu_1847_p1));

assign add_ln476_1_fu_2450_p2 = (zext_ln476_fu_2338_p1 + zext_ln476_2_fu_2406_p1);

assign add_ln476_2_fu_2906_p2 = (zext_ln476_5_fu_2903_p1 + zext_ln476_4_fu_2900_p1);

assign add_ln476_fu_2444_p2 = (zext_ln476_3_fu_2440_p1 + zext_ln476_1_fu_2372_p1);

assign add_ln477_1_fu_2598_p2 = (zext_ln477_fu_2486_p1 + zext_ln477_2_fu_2554_p1);

assign add_ln477_2_fu_2928_p2 = (zext_ln477_5_fu_2925_p1 + zext_ln477_4_fu_2922_p1);

assign add_ln477_fu_2592_p2 = (zext_ln477_3_fu_2588_p1 + zext_ln477_1_fu_2520_p1);

assign add_ln478_1_fu_2746_p2 = (zext_ln478_fu_2634_p1 + zext_ln478_2_fu_2702_p1);

assign add_ln478_2_fu_2950_p2 = (zext_ln478_5_fu_2947_p1 + zext_ln478_4_fu_2944_p1);

assign add_ln478_fu_2740_p2 = (zext_ln478_3_fu_2736_p1 + zext_ln478_1_fu_2668_p1);

assign add_ln479_1_fu_2894_p2 = (zext_ln479_fu_2782_p1 + zext_ln479_2_fu_2850_p1);

assign add_ln479_2_fu_2972_p2 = (zext_ln479_5_fu_2969_p1 + zext_ln479_4_fu_2966_p1);

assign add_ln479_fu_2888_p2 = (zext_ln479_3_fu_2884_p1 + zext_ln479_1_fu_2816_p1);

assign add_ln483_fu_1935_p2 = (zext_ln483_fu_1895_p1 + zext_ln483_1_fu_1931_p1);

assign add_ln484_fu_2023_p2 = (zext_ln484_fu_1983_p1 + zext_ln484_1_fu_2019_p1);

assign add_ln492_1_fu_3004_p2 = (zext_ln492_fu_3000_p1 + var_fu_2912_p4);

assign add_ln492_2_fu_3025_p2 = (zext_ln484_2_fu_2991_p1 + 11'd1);

assign add_ln492_3_fu_3035_p2 = (zext_ln492_1_fu_3031_p1 + var_1_fu_2934_p4);

assign add_ln492_4_fu_3056_p2 = (zext_ln492_1_fu_3031_p1 + var_2_fu_2956_p4);

assign add_ln492_5_fu_3077_p2 = (zext_ln492_fu_3000_p1 + var_3_fu_2978_p4);

assign add_ln492_fu_2994_p2 = (zext_ln483_2_fu_2988_p1 + 11'd1);

assign add_ln495_1_fu_3161_p2 = (zext_ln495_1_fu_3158_p1 + zext_ln494_fu_3152_p1);

assign add_ln495_fu_3146_p2 = (zext_ln488_1_fu_3118_p1 + zext_ln488_2_fu_3132_p1);

assign add_ln504_2_fu_3302_p2 = ($signed(sext_ln504_5_fu_3299_p1) + $signed(sext_ln504_4_fu_3296_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16 = ((1'b1 == 1'b0) & (tmp_53_reg_3831_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op124_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_3103 = ((1'b0 == ap_block_pp0_stage0_11001) & (cmp84 == 1'd1) & (icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_condition_3106 = ((1'b0 == ap_block_pp0_stage0_11001) & (cmp84_read_reg_3751 == 1'd0) & (icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_condition_3131 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_imgG_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(imgBayer_num_data_valid < (ap_frp_data_req_imgBayer + ap_frp_data_req_imgBayer_op124));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_119 = (ap_predicate_op119_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_120 = (ap_predicate_op120_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_121 = (ap_predicate_op121_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_151 = (ap_predicate_op151_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_153 = (ap_predicate_op153_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_178 = (ap_predicate_op178_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_179 = (ap_predicate_op179_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_empty_149_reg_796 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_153_reg_805 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_156_reg_814 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_160_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_164_reg_832 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_03845_45013_ph_reg_641 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_147_reg_650 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_148_reg_660 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_150_reg_670 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_151_reg_680 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_152_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_154_reg_699 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_155_reg_708 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_157_reg_728 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_158_reg_738 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_159_reg_747 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_161_reg_757 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_162_reg_766 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_163_reg_776 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_165_reg_786 = 'bx;

assign ap_phi_reg_pp0_iter2_g_2_reg_718 = 'bx;

always @ (*) begin
    ap_predicate_op107_load_state1 = ((icmp_ln328_fu_983_p2 == 1'd1) & (icmp_ln318_fu_953_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op119_load_state2 = ((icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op120_load_state2 = ((icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op121_load_state2 = ((icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op122_load_state2 = ((icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_read_state2 = ((cmp84 == 1'd1) & (icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_store_state2 = ((cmp84 == 1'd1) & (icmp_ln328_reg_3772 == 1'd1) & (icmp_ln318_reg_3768 == 1'd0));
end

always @ (*) begin
    ap_predicate_op151_load_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_load_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_load_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op178_store_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_store_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_store_state3 = ((icmp_ln328_reg_3772_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_3768_pp0_iter1_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign ave_1_fu_2057_p2 = ($signed(sext_ln466_5_fu_2054_p1) + $signed(sext_ln466_4_fu_2051_p1));

assign ave_2_fu_2066_p2 = ($signed(sext_ln466_4_fu_2051_p1) + $signed(sext_ln467_2_fu_2063_p1));

assign ave_3_fu_2078_p2 = ($signed(sext_ln468_3_fu_2075_p1) + $signed(sext_ln468_2_fu_2072_p1));

assign ave_fu_2045_p2 = ($signed(sext_ln465_5_fu_2042_p1) + $signed(sext_ln465_4_fu_2039_p1));

assign cmp147_fu_989_p2 = ((ap_sig_allocacmp_z == 17'd0) ? 1'b1 : 1'b0);

assign cmp84_read_read_fu_332_p2 = cmp84;

assign cmp84_read_reg_3751 = cmp84;

assign g_1_fu_3383_p3 = ((icmp_ln439_reg_3824_pp0_iter14_reg[0:0] == 1'b1) ? g_fu_3377_p2 : zext_ln504_4_fu_3324_p1);

assign g_fu_3377_p2 = ($signed(sext_ln504_7_fu_3373_p1) + $signed(zext_ln504_4_fu_3324_p1));

assign grp_fu_3581_p1 = grp_fu_3581_p10;

assign grp_fu_3581_p10 = lshr_ln501_3_reg_4257;

assign grp_fu_3590_p1 = grp_fu_3590_p10;

assign grp_fu_3590_p10 = lshr_ln_reg_4242;

assign icmp_ln318_fu_953_p2 = ((ap_sig_allocacmp_z == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_983_p2 = ((ap_sig_allocacmp_z < zext_ln275_cast_fu_841_p1) ? 1'b1 : 1'b0);

assign icmp_ln439_fu_1005_p2 = ((xor_r == zext_ln439_fu_1001_p1) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_3408_p2 = (($signed(tmp_52_fu_3398_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign imgBayer_blk_n = 1'b1;

assign imgBayer_read = imgBayer_read_local;

assign imgG_blk_n = 1'b1;

assign imgG_din = pf_imgG_U_data_out;

assign linebuf_yuv_1_address0 = linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg;

assign linebuf_yuv_1_address1 = linebuf_yuv_1_addr_reg_3782;

assign linebuf_yuv_2_address0 = linebuf_yuv_2_addr_reg_3788_pp0_iter1_reg;

assign linebuf_yuv_2_address1 = linebuf_yuv_2_addr_reg_3788;

assign linebuf_yuv_3_address0 = linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg;

assign linebuf_yuv_3_address1 = linebuf_yuv_3_addr_reg_3794;

assign linebuf_yuv_address0 = linebuf_yuv_addr_reg_3776;

assign linebuf_yuv_address1 = zext_ln318_fu_965_p1;

assign mean_1_fu_2188_p3 = ((tmp_27_fu_2140_p3[0:0] == 1'b1) ? sub_ln472_3_fu_2182_p2 : sext_ln472_7_fu_2178_p1);

assign mean_2_fu_2244_p3 = ((tmp_28_fu_2196_p3[0:0] == 1'b1) ? sub_ln472_5_fu_2238_p2 : sext_ln472_9_fu_2234_p1);

assign mean_3_fu_2300_p3 = ((tmp_29_fu_2252_p3[0:0] == 1'b1) ? sub_ln472_7_fu_2294_p2 : sext_ln472_11_fu_2290_p1);

assign mean_fu_2132_p3 = ((tmp_26_fu_2084_p3[0:0] == 1'b1) ? sub_ln472_1_fu_2126_p2 : sext_ln472_3_fu_2122_p1);

assign mul_ln501_1_fu_3203_p1 = mul_ln501_1_fu_3203_p10;

assign mul_ln501_1_fu_3203_p10 = w_3_reg_4208_pp0_iter9_reg;

assign mul_ln501_2_fu_3221_p1 = mul_ln501_2_fu_3221_p10;

assign mul_ln501_2_fu_3221_p10 = w_5_reg_4213_pp0_iter9_reg;

assign mul_ln501_3_fu_3239_p1 = mul_ln501_3_fu_3239_p10;

assign mul_ln501_3_fu_3239_p10 = w_7_reg_4218_pp0_iter9_reg;

assign mul_ln501_fu_3185_p1 = mul_ln501_fu_3185_p10;

assign mul_ln501_fu_3185_p10 = w_8_reg_4202_pp0_iter9_reg;

assign mul_ln504_1_fu_3278_p1 = mul_ln504_1_fu_3278_p10;

assign mul_ln504_1_fu_3278_p10 = lshr_ln501_1_reg_4247_pp0_iter11_reg;

assign mul_ln504_2_fu_3284_p1 = mul_ln504_2_fu_3284_p10;

assign mul_ln504_2_fu_3284_p10 = lshr_ln501_2_reg_4252_pp0_iter11_reg;

assign or_ln510_fu_3458_p2 = (tmp_51_reg_4318 | icmp_ln510_reg_4324);

assign or_ln585_fu_1011_p2 = (out_y | out_x_fu_973_p2);

assign or_ln587_3_fu_3470_p4 = {{{phi_ln511_fu_3435_p3}, {select_ln510_fu_3462_p3}}, {phi_ln509_fu_3428_p3}};

assign out_x_fu_973_p2 = ($signed(ap_sig_allocacmp_z) + $signed(17'd131070));

assign p_out = p_load65_reg_3871_pp0_iter14_reg;

assign p_out1 = p_load67_reg_3866_pp0_iter14_reg;

assign p_out10 = p_load55_reg_3924_pp0_iter14_reg;

assign p_out11 = p_load56_reg_3919_pp0_iter14_reg;

assign p_out12 = p_load57_reg_3914_pp0_iter14_reg;

assign p_out13 = p_load58_reg_3908_pp0_iter14_reg;

assign p_out14 = p_load59_reg_3903_pp0_iter14_reg;

assign p_out15 = p_load60_reg_3898_pp0_iter14_reg;

assign p_out16 = p_load61_reg_3892_pp0_iter14_reg;

assign p_out17 = p_load62_reg_3887_pp0_iter14_reg;

assign p_out18 = p_load63_reg_3882_pp0_iter14_reg;

assign p_out19 = p_load64_reg_3876_pp0_iter14_reg;

assign p_out2 = p_load69_reg_3861_pp0_iter14_reg;

assign p_out3 = p_load71_reg_3856_pp0_iter14_reg;

assign p_out4 = p_load73_reg_3851_pp0_iter14_reg;

assign p_out5 = p_load_reg_3951_pp0_iter14_reg;

assign p_out6 = p_load51_reg_3946_pp0_iter14_reg;

assign p_out7 = p_load52_reg_3940_pp0_iter14_reg;

assign p_out8 = p_load53_reg_3935_pp0_iter14_reg;

assign p_out9 = p_load54_reg_3930_pp0_iter14_reg;

assign phi_ln509_fu_3428_p3 = ((icmp_ln439_reg_3824_pp0_iter15_reg[0:0] == 1'b1) ? select_ln507_fu_3414_p3 : 10'd0);

assign phi_ln511_fu_3435_p3 = ((icmp_ln439_reg_3824_pp0_iter15_reg[0:0] == 1'b1) ? select_ln507_1_fu_3421_p3 : 10'd0);

assign select_ln387_10_fu_1181_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? LineBufVal_reg_3835 : empty_141_fu_292);

assign select_ln387_11_fu_1187_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? LineBufVal_reg_3835 : empty_142_fu_296);

assign select_ln387_12_fu_1194_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_1_q1 : empty_129_fu_244);

assign select_ln387_13_fu_1202_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_1_q1 : empty_140_fu_288);

assign select_ln387_14_fu_1210_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_1_q1 : empty_138_fu_280);

assign select_ln387_15_fu_1217_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_1_q1 : empty_139_fu_284);

assign select_ln387_16_fu_1225_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 : empty_131_fu_252);

assign select_ln387_17_fu_1233_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 : empty_146_fu_312);

assign select_ln387_18_fu_1241_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 : empty_144_fu_304);

assign select_ln387_19_fu_1248_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641 : empty_145_fu_308);

assign select_ln387_1_fu_1113_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_2_q1 : empty_137_fu_276);

assign select_ln387_2_fu_1121_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_2_q1 : empty_135_fu_268);

assign select_ln387_3_fu_1128_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_2_q1 : empty_136_fu_272);

assign select_ln387_4_fu_1136_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_3_q1 : empty_127_fu_236);

assign select_ln387_5_fu_1144_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_3_q1 : empty_134_fu_264);

assign select_ln387_6_fu_1152_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_3_q1 : empty_132_fu_256);

assign select_ln387_7_fu_1159_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_3_q1 : empty_133_fu_260);

assign select_ln387_8_fu_1167_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? LineBufVal_reg_3835 : empty_130_fu_248);

assign select_ln387_9_fu_1174_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? LineBufVal_reg_3835 : empty_143_fu_300);

assign select_ln387_fu_1105_p3 = ((cmp147_reg_3800_pp0_iter1_reg[0:0] == 1'b1) ? linebuf_yuv_2_q1 : empty_128_fu_240);

assign select_ln403_1_fu_1263_p3 = ((cmp170[0:0] == 1'b1) ? linebuf_yuv_1_q1 : ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641);

assign select_ln403_2_fu_1271_p3 = ((cmp170[0:0] == 1'b1) ? linebuf_yuv_2_q1 : ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641);

assign select_ln504_fu_3365_p3 = ((tmp_50_fu_3328_p3[0:0] == 1'b1) ? sub_ln504_1_fu_3342_p2 : zext_ln504_6_fu_3361_p1);

assign select_ln507_1_fu_3421_p3 = ((cmp689[0:0] == 1'b1) ? 10'd0 : g_2_reg_718_pp0_iter15_reg);

assign select_ln507_fu_3414_p3 = ((cmp689[0:0] == 1'b1) ? g_2_reg_718_pp0_iter15_reg : 10'd0);

assign select_ln510_1_fu_3450_p3 = ((xor_ln510_fu_3445_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln510_fu_3462_p3 = ((or_ln510_fu_3458_p2[0:0] == 1'b1) ? select_ln510_1_fu_3450_p3 : trunc_ln510_fu_3442_p1);

assign select_ln61_10_fu_2694_p3 = ((tmp_40_fu_2686_p3[0:0] == 1'b1) ? sub_ln61_18_fu_2680_p2 : trunc_ln61_18_fu_2676_p1);

assign select_ln61_11_fu_2728_p3 = ((tmp_41_fu_2720_p3[0:0] == 1'b1) ? sub_ln61_19_fu_2714_p2 : trunc_ln61_19_fu_2710_p1);

assign select_ln61_12_fu_2774_p3 = ((tmp_42_fu_2766_p3[0:0] == 1'b1) ? sub_ln61_20_fu_2760_p2 : trunc_ln61_20_fu_2756_p1);

assign select_ln61_13_fu_2808_p3 = ((tmp_43_fu_2800_p3[0:0] == 1'b1) ? sub_ln61_21_fu_2794_p2 : trunc_ln61_21_fu_2790_p1);

assign select_ln61_14_fu_2842_p3 = ((tmp_44_fu_2834_p3[0:0] == 1'b1) ? sub_ln61_22_fu_2828_p2 : trunc_ln61_22_fu_2824_p1);

assign select_ln61_15_fu_2876_p3 = ((tmp_45_fu_2868_p3[0:0] == 1'b1) ? sub_ln61_23_fu_2862_p2 : trunc_ln61_23_fu_2858_p1);

assign select_ln61_16_fu_1887_p3 = ((tmp_46_fu_1879_p3[0:0] == 1'b1) ? sub_ln61_24_fu_1873_p2 : trunc_ln61_24_fu_1869_p1);

assign select_ln61_17_fu_1923_p3 = ((tmp_47_fu_1915_p3[0:0] == 1'b1) ? sub_ln61_25_fu_1909_p2 : trunc_ln61_25_fu_1905_p1);

assign select_ln61_18_fu_1975_p3 = ((tmp_48_fu_1967_p3[0:0] == 1'b1) ? sub_ln61_26_fu_1961_p2 : trunc_ln61_26_fu_1957_p1);

assign select_ln61_19_fu_2011_p3 = ((tmp_49_fu_2003_p3[0:0] == 1'b1) ? sub_ln61_27_fu_1997_p2 : trunc_ln61_27_fu_1993_p1);

assign select_ln61_1_fu_2364_p3 = ((tmp_31_fu_2356_p3[0:0] == 1'b1) ? sub_ln61_9_fu_2350_p2 : trunc_ln61_9_fu_2346_p1);

assign select_ln61_2_fu_2398_p3 = ((tmp_32_fu_2390_p3[0:0] == 1'b1) ? sub_ln61_10_fu_2384_p2 : trunc_ln61_10_fu_2380_p1);

assign select_ln61_3_fu_2432_p3 = ((tmp_33_fu_2424_p3[0:0] == 1'b1) ? sub_ln61_11_fu_2418_p2 : trunc_ln61_11_fu_2414_p1);

assign select_ln61_4_fu_2478_p3 = ((tmp_34_fu_2470_p3[0:0] == 1'b1) ? sub_ln61_12_fu_2464_p2 : trunc_ln61_12_fu_2460_p1);

assign select_ln61_5_fu_2512_p3 = ((tmp_35_fu_2504_p3[0:0] == 1'b1) ? sub_ln61_13_fu_2498_p2 : trunc_ln61_13_fu_2494_p1);

assign select_ln61_6_fu_2546_p3 = ((tmp_36_fu_2538_p3[0:0] == 1'b1) ? sub_ln61_14_fu_2532_p2 : trunc_ln61_14_fu_2528_p1);

assign select_ln61_7_fu_2580_p3 = ((tmp_37_fu_2572_p3[0:0] == 1'b1) ? sub_ln61_15_fu_2566_p2 : trunc_ln61_15_fu_2562_p1);

assign select_ln61_8_fu_2626_p3 = ((tmp_38_fu_2618_p3[0:0] == 1'b1) ? sub_ln61_16_fu_2612_p2 : trunc_ln61_16_fu_2608_p1);

assign select_ln61_9_fu_2660_p3 = ((tmp_39_fu_2652_p3[0:0] == 1'b1) ? sub_ln61_17_fu_2646_p2 : trunc_ln61_17_fu_2642_p1);

assign select_ln61_fu_2330_p3 = ((tmp_30_fu_2322_p3[0:0] == 1'b1) ? sub_ln61_fu_2316_p2 : trunc_ln61_fu_2312_p1);

assign sext_ln465_1_fu_1777_p1 = $signed(K_2_fu_1495_p2);

assign sext_ln465_2_fu_1781_p1 = $signed(K_4_fu_1555_p2);

assign sext_ln465_3_fu_1785_p1 = $signed(K_6_fu_1615_p2);

assign sext_ln465_4_fu_2039_p1 = $signed(add_ln465_reg_4003);

assign sext_ln465_5_fu_2042_p1 = $signed(add_ln465_1_reg_4008);

assign sext_ln465_fu_1773_p1 = $signed(K_fu_1427_p2);

assign sext_ln466_1_fu_1805_p1 = $signed(K_3_fu_1523_p2);

assign sext_ln466_2_fu_1809_p1 = $signed(K_9_fu_1707_p2);

assign sext_ln466_3_fu_1813_p1 = $signed(K_11_fu_1767_p2);

assign sext_ln466_4_fu_2051_p1 = $signed(add_ln466_reg_4035);

assign sext_ln466_5_fu_2054_p1 = $signed(add_ln466_1_reg_4040);

assign sext_ln466_fu_1801_p1 = $signed(K_1_fu_1463_p2);

assign sext_ln467_1_fu_1833_p1 = $signed(K_7_fu_1647_p2);

assign sext_ln467_2_fu_2063_p1 = $signed(add_ln467_reg_4055);

assign sext_ln467_fu_1829_p1 = $signed(K_5_fu_1591_p2);

assign sext_ln468_1_fu_1847_p1 = $signed(K_10_fu_1739_p2);

assign sext_ln468_2_fu_2072_p1 = $signed(add_ln468_reg_4070);

assign sext_ln468_3_fu_2075_p1 = $signed(add_ln468_1_reg_4075);

assign sext_ln468_fu_1843_p1 = $signed(K_8_fu_1679_p2);

assign sext_ln472_10_fu_2276_p1 = $signed(trunc_ln472_s_fu_2266_p4);

assign sext_ln472_11_fu_2290_p1 = $signed(trunc_ln472_3_fu_2280_p4);

assign sext_ln472_1_fu_2108_p1 = $signed(trunc_ln472_1_fu_2098_p4);

assign sext_ln472_3_fu_2122_p1 = $signed(trunc_ln472_2_fu_2112_p4);

assign sext_ln472_5_fu_2164_p1 = $signed(trunc_ln472_4_fu_2154_p4);

assign sext_ln472_7_fu_2178_p1 = $signed(trunc_ln472_5_fu_2168_p4);

assign sext_ln472_8_fu_2220_p1 = $signed(trunc_ln472_7_fu_2210_p4);

assign sext_ln472_9_fu_2234_p1 = $signed(trunc_ln472_8_fu_2224_p4);

assign sext_ln504_4_fu_3296_p1 = grp_fu_3590_p3;

assign sext_ln504_5_fu_3299_p1 = grp_fu_3581_p3;

assign sext_ln504_6_fu_3335_p1 = $signed(trunc_ln504_1_reg_4308);

assign sext_ln504_7_fu_3373_p1 = $signed(select_ln504_fu_3365_p3);

assign sext_ln504_8_fu_3357_p1 = $signed(trunc_ln504_2_fu_3348_p4);

assign shl_ln10_fu_1713_p3 = {{empty_128_fu_240}, {1'd0}};

assign shl_ln11_fu_1745_p3 = {{empty_162_reg_766}, {1'd0}};

assign shl_ln1_fu_1653_p3 = {{empty_130_fu_248}, {1'd0}};

assign shl_ln2_fu_1685_p3 = {{empty_155_reg_708}, {1'd0}};

assign shl_ln3_fu_1433_p3 = {{empty_165_reg_786}, {1'd0}};

assign shl_ln4_fu_1469_p3 = {{ap_phi_reg_pp0_iter3_empty_160_reg_823}, {1'd0}};

assign shl_ln5_fu_1501_p3 = {{empty_157_reg_728}, {1'd0}};

assign shl_ln6_fu_1529_p3 = {{ap_phi_reg_pp0_iter3_empty_153_reg_805}, {1'd0}};

assign shl_ln7_fu_1561_p3 = {{empty_150_reg_670}, {1'd0}};

assign shl_ln8_fu_1597_p3 = {{empty_152_reg_689}, {1'd0}};

assign shl_ln9_fu_1621_p3 = {{empty_147_reg_650}, {1'd0}};

assign shl_ln_fu_1393_p3 = {{empty_159_reg_747}, {1'd0}};

assign sub_ln450_fu_1421_p2 = (zext_ln450_fu_1401_p1 - zext_ln450_4_fu_1417_p1);

assign sub_ln452_fu_1489_p2 = (zext_ln452_fu_1477_p1 - zext_ln452_2_fu_1485_p1);

assign sub_ln454_fu_1549_p2 = (zext_ln454_fu_1537_p1 - zext_ln454_2_fu_1545_p1);

assign sub_ln456_fu_1609_p2 = (zext_ln456_fu_1605_p1 - zext_ln455_1_fu_1573_p1);

assign sub_ln472_1_fu_2126_p2 = ($signed(13'd0) - $signed(sext_ln472_1_fu_2108_p1));

assign sub_ln472_2_fu_2148_p2 = ($signed(14'd0) - $signed(ave_1_fu_2057_p2));

assign sub_ln472_3_fu_2182_p2 = ($signed(13'd0) - $signed(sext_ln472_5_fu_2164_p1));

assign sub_ln472_4_fu_2204_p2 = ($signed(14'd0) - $signed(ave_2_fu_2066_p2));

assign sub_ln472_5_fu_2238_p2 = ($signed(13'd0) - $signed(sext_ln472_8_fu_2220_p1));

assign sub_ln472_6_fu_2260_p2 = ($signed(14'd0) - $signed(ave_3_fu_2078_p2));

assign sub_ln472_7_fu_2294_p2 = ($signed(13'd0) - $signed(sext_ln472_10_fu_2276_p1));

assign sub_ln472_fu_2092_p2 = ($signed(14'd0) - $signed(ave_fu_2045_p2));

assign sub_ln476_1_fu_2342_p2 = ($signed(sext_ln465_1_reg_3987_pp0_iter4_reg) - $signed(mean_reg_4110));

assign sub_ln476_2_fu_2376_p2 = ($signed(sext_ln465_2_reg_3992_pp0_iter4_reg) - $signed(mean_reg_4110));

assign sub_ln476_3_fu_2410_p2 = ($signed(sext_ln465_3_reg_3997_pp0_iter4_reg) - $signed(mean_reg_4110));

assign sub_ln476_fu_2308_p2 = ($signed(sext_ln465_reg_3981_pp0_iter4_reg) - $signed(mean_reg_4110));

assign sub_ln477_1_fu_2490_p2 = ($signed(sext_ln466_1_reg_4018_pp0_iter4_reg) - $signed(mean_1_reg_4118));

assign sub_ln477_2_fu_2524_p2 = ($signed(sext_ln466_2_reg_4024_pp0_iter4_reg) - $signed(mean_1_reg_4118));

assign sub_ln477_3_fu_2558_p2 = ($signed(sext_ln466_3_reg_4030_pp0_iter4_reg) - $signed(mean_1_reg_4118));

assign sub_ln477_fu_2456_p2 = ($signed(sext_ln466_reg_4013_pp0_iter4_reg) - $signed(mean_1_reg_4118));

assign sub_ln478_1_fu_2638_p2 = ($signed(sext_ln467_reg_4045_pp0_iter4_reg) - $signed(mean_2_reg_4126));

assign sub_ln478_2_fu_2672_p2 = ($signed(sext_ln467_1_reg_4050_pp0_iter4_reg) - $signed(mean_2_reg_4126));

assign sub_ln478_3_fu_2706_p2 = ($signed(sext_ln466_2_reg_4024_pp0_iter4_reg) - $signed(mean_2_reg_4126));

assign sub_ln478_fu_2604_p2 = ($signed(sext_ln466_1_reg_4018_pp0_iter4_reg) - $signed(mean_2_reg_4126));

assign sub_ln479_1_fu_2786_p2 = ($signed(sext_ln465_3_reg_3997_pp0_iter4_reg) - $signed(mean_3_reg_4134));

assign sub_ln479_2_fu_2820_p2 = ($signed(sext_ln468_reg_4060_pp0_iter4_reg) - $signed(mean_3_reg_4134));

assign sub_ln479_3_fu_2854_p2 = ($signed(sext_ln468_1_reg_4065_pp0_iter4_reg) - $signed(mean_3_reg_4134));

assign sub_ln479_fu_2752_p2 = ($signed(sext_ln465_reg_3981_pp0_iter4_reg) - $signed(mean_3_reg_4134));

assign sub_ln483_1_fu_1899_p2 = (zext_ln455_2_fu_1577_p1 - zext_ln450_3_fu_1413_p1);

assign sub_ln483_fu_1863_p2 = (zext_ln450_1_fu_1405_p1 - zext_ln450_3_fu_1413_p1);

assign sub_ln484_1_fu_1987_p2 = (zext_ln458_1_fu_1665_p1 - zext_ln450_3_fu_1413_p1);

assign sub_ln484_fu_1951_p2 = (zext_ln452_1_fu_1481_p1 - zext_ln450_3_fu_1413_p1);

assign sub_ln504_1_fu_3342_p2 = (15'd0 - zext_ln504_5_fu_3338_p1);

assign sub_ln504_fu_3308_p2 = (26'd0 - add_ln504_2_fu_3302_p2);

assign sub_ln61_10_fu_2384_p2 = (12'd0 - trunc_ln61_10_fu_2380_p1);

assign sub_ln61_11_fu_2418_p2 = (12'd0 - trunc_ln61_11_fu_2414_p1);

assign sub_ln61_12_fu_2464_p2 = (12'd0 - trunc_ln61_12_fu_2460_p1);

assign sub_ln61_13_fu_2498_p2 = (12'd0 - trunc_ln61_13_fu_2494_p1);

assign sub_ln61_14_fu_2532_p2 = (12'd0 - trunc_ln61_14_fu_2528_p1);

assign sub_ln61_15_fu_2566_p2 = (12'd0 - trunc_ln61_15_fu_2562_p1);

assign sub_ln61_16_fu_2612_p2 = (12'd0 - trunc_ln61_16_fu_2608_p1);

assign sub_ln61_17_fu_2646_p2 = (12'd0 - trunc_ln61_17_fu_2642_p1);

assign sub_ln61_18_fu_2680_p2 = (12'd0 - trunc_ln61_18_fu_2676_p1);

assign sub_ln61_19_fu_2714_p2 = (12'd0 - trunc_ln61_19_fu_2710_p1);

assign sub_ln61_20_fu_2760_p2 = (12'd0 - trunc_ln61_20_fu_2756_p1);

assign sub_ln61_21_fu_2794_p2 = (12'd0 - trunc_ln61_21_fu_2790_p1);

assign sub_ln61_22_fu_2828_p2 = (12'd0 - trunc_ln61_22_fu_2824_p1);

assign sub_ln61_23_fu_2862_p2 = (12'd0 - trunc_ln61_23_fu_2858_p1);

assign sub_ln61_24_fu_1873_p2 = (10'd0 - trunc_ln61_24_fu_1869_p1);

assign sub_ln61_25_fu_1909_p2 = (10'd0 - trunc_ln61_25_fu_1905_p1);

assign sub_ln61_26_fu_1961_p2 = (10'd0 - trunc_ln61_26_fu_1957_p1);

assign sub_ln61_27_fu_1997_p2 = (10'd0 - trunc_ln61_27_fu_1993_p1);

assign sub_ln61_9_fu_2350_p2 = (12'd0 - trunc_ln61_9_fu_2346_p1);

assign sub_ln61_fu_2316_p2 = (12'd0 - trunc_ln61_fu_2312_p1);

assign sw_1_fu_3171_p2 = (zext_ln495_fu_3167_p1 + zext_ln488_fu_3155_p1);

assign tmp_26_fu_2084_p3 = ave_fu_2045_p2[32'd13];

assign tmp_27_fu_2140_p3 = ave_1_fu_2057_p2[32'd13];

assign tmp_28_fu_2196_p3 = ave_2_fu_2066_p2[32'd13];

assign tmp_29_fu_2252_p3 = ave_3_fu_2078_p2[32'd13];

assign tmp_30_fu_2322_p3 = sub_ln476_fu_2308_p2[32'd12];

assign tmp_31_fu_2356_p3 = sub_ln476_1_fu_2342_p2[32'd12];

assign tmp_32_fu_2390_p3 = sub_ln476_2_fu_2376_p2[32'd12];

assign tmp_33_fu_2424_p3 = sub_ln476_3_fu_2410_p2[32'd12];

assign tmp_34_fu_2470_p3 = sub_ln477_fu_2456_p2[32'd12];

assign tmp_35_fu_2504_p3 = sub_ln477_1_fu_2490_p2[32'd12];

assign tmp_36_fu_2538_p3 = sub_ln477_2_fu_2524_p2[32'd12];

assign tmp_37_fu_2572_p3 = sub_ln477_3_fu_2558_p2[32'd12];

assign tmp_38_fu_2618_p3 = sub_ln478_fu_2604_p2[32'd12];

assign tmp_39_fu_2652_p3 = sub_ln478_1_fu_2638_p2[32'd12];

assign tmp_40_fu_2686_p3 = sub_ln478_2_fu_2672_p2[32'd12];

assign tmp_41_fu_2720_p3 = sub_ln478_3_fu_2706_p2[32'd12];

assign tmp_42_fu_2766_p3 = sub_ln479_fu_2752_p2[32'd12];

assign tmp_43_fu_2800_p3 = sub_ln479_1_fu_2786_p2[32'd12];

assign tmp_44_fu_2834_p3 = sub_ln479_2_fu_2820_p2[32'd12];

assign tmp_45_fu_2868_p3 = sub_ln479_3_fu_2854_p2[32'd12];

assign tmp_46_fu_1879_p3 = sub_ln483_fu_1863_p2[32'd10];

assign tmp_47_fu_1915_p3 = sub_ln483_1_fu_1899_p2[32'd10];

assign tmp_48_fu_1967_p3 = sub_ln484_fu_1951_p2[32'd10];

assign tmp_49_fu_2003_p3 = sub_ln484_1_fu_1987_p2[32'd10];

assign tmp_50_fu_3328_p3 = add_ln504_2_reg_4302[32'd25];

assign tmp_52_fu_3398_p4 = {{g_1_fu_3383_p3[15:10]}};

assign trunc_ln279_fu_979_p1 = out_x_fu_973_p2[0:0];

assign trunc_ln472_1_fu_2098_p4 = {{sub_ln472_fu_2092_p2[13:2]}};

assign trunc_ln472_2_fu_2112_p4 = {{ave_fu_2045_p2[13:2]}};

assign trunc_ln472_3_fu_2280_p4 = {{ave_3_fu_2078_p2[13:2]}};

assign trunc_ln472_4_fu_2154_p4 = {{sub_ln472_2_fu_2148_p2[13:2]}};

assign trunc_ln472_5_fu_2168_p4 = {{ave_1_fu_2057_p2[13:2]}};

assign trunc_ln472_7_fu_2210_p4 = {{sub_ln472_4_fu_2204_p2[13:2]}};

assign trunc_ln472_8_fu_2224_p4 = {{ave_2_fu_2066_p2[13:2]}};

assign trunc_ln472_s_fu_2266_p4 = {{sub_ln472_6_fu_2260_p2[13:2]}};

assign trunc_ln504_2_fu_3348_p4 = {{add_ln504_2_reg_4302[25:13]}};

assign trunc_ln510_fu_3442_p1 = g_1_reg_4313[9:0];

assign trunc_ln61_10_fu_2380_p1 = sub_ln476_2_fu_2376_p2[11:0];

assign trunc_ln61_11_fu_2414_p1 = sub_ln476_3_fu_2410_p2[11:0];

assign trunc_ln61_12_fu_2460_p1 = sub_ln477_fu_2456_p2[11:0];

assign trunc_ln61_13_fu_2494_p1 = sub_ln477_1_fu_2490_p2[11:0];

assign trunc_ln61_14_fu_2528_p1 = sub_ln477_2_fu_2524_p2[11:0];

assign trunc_ln61_15_fu_2562_p1 = sub_ln477_3_fu_2558_p2[11:0];

assign trunc_ln61_16_fu_2608_p1 = sub_ln478_fu_2604_p2[11:0];

assign trunc_ln61_17_fu_2642_p1 = sub_ln478_1_fu_2638_p2[11:0];

assign trunc_ln61_18_fu_2676_p1 = sub_ln478_2_fu_2672_p2[11:0];

assign trunc_ln61_19_fu_2710_p1 = sub_ln478_3_fu_2706_p2[11:0];

assign trunc_ln61_20_fu_2756_p1 = sub_ln479_fu_2752_p2[11:0];

assign trunc_ln61_21_fu_2790_p1 = sub_ln479_1_fu_2786_p2[11:0];

assign trunc_ln61_22_fu_2824_p1 = sub_ln479_2_fu_2820_p2[11:0];

assign trunc_ln61_23_fu_2858_p1 = sub_ln479_3_fu_2854_p2[11:0];

assign trunc_ln61_24_fu_1869_p1 = sub_ln483_fu_1863_p2[9:0];

assign trunc_ln61_25_fu_1905_p1 = sub_ln483_1_fu_1899_p2[9:0];

assign trunc_ln61_26_fu_1957_p1 = sub_ln484_fu_1951_p2[9:0];

assign trunc_ln61_27_fu_1993_p1 = sub_ln484_1_fu_1987_p2[9:0];

assign trunc_ln61_9_fu_2346_p1 = sub_ln476_1_fu_2342_p2[11:0];

assign trunc_ln61_fu_2312_p1 = sub_ln476_fu_2308_p2[11:0];

assign var_1_fu_2934_p4 = {{add_ln477_2_fu_2928_p2[13:1]}};

assign var_2_fu_2956_p4 = {{add_ln478_2_fu_2950_p2[13:1]}};

assign var_3_fu_2978_p4 = {{add_ln479_2_fu_2972_p2[13:1]}};

assign var_fu_2912_p4 = {{add_ln476_2_fu_2906_p2[13:1]}};

assign var_quant_1_fu_3041_p4 = {{add_ln492_3_fu_3035_p2[12:3]}};

assign var_quant_2_fu_3062_p4 = {{add_ln492_4_fu_3056_p2[12:3]}};

assign var_quant_3_fu_3083_p4 = {{add_ln492_5_fu_3077_p2[12:3]}};

assign var_quant_fu_3010_p4 = {{add_ln492_1_fu_3004_p2[12:3]}};

assign w_3_fu_3108_p4 = {{DIV1_TABLE_q2[9:2]}};

assign w_5_fu_3122_p4 = {{DIV1_TABLE_q1[9:2]}};

assign x_11_fu_959_p2 = (ap_sig_allocacmp_z + 17'd1);

assign xor_ln439_fu_995_p2 = (trunc_ln279_fu_979_p1 ^ empty);

assign xor_ln510_fu_3445_p2 = (tmp_51_reg_4318 ^ 1'd1);

assign zext_ln275_cast_fu_841_p1 = zext_ln275;

assign zext_ln318_fu_965_p1 = x_11_fu_959_p2;

assign zext_ln439_fu_1001_p1 = xor_ln439_fu_995_p2;

assign zext_ln450_1_fu_1405_p1 = empty_163_reg_776;

assign zext_ln450_2_fu_1409_p1 = empty_163_reg_776;

assign zext_ln450_3_fu_1413_p1 = g_2_reg_718;

assign zext_ln450_4_fu_1417_p1 = g_2_reg_718;

assign zext_ln450_fu_1401_p1 = shl_ln_fu_1393_p3;

assign zext_ln451_1_fu_1445_p1 = ap_phi_reg_pp0_iter3_empty_164_reg_832;

assign zext_ln451_2_fu_1449_p1 = ap_phi_reg_pp0_iter3_empty_164_reg_832;

assign zext_ln451_3_fu_1459_p1 = add_ln451_fu_1453_p2;

assign zext_ln451_fu_1441_p1 = shl_ln3_fu_1433_p3;

assign zext_ln452_1_fu_1481_p1 = ap_phi_reg_pp0_iter3_empty_156_reg_814;

assign zext_ln452_2_fu_1485_p1 = ap_phi_reg_pp0_iter3_empty_156_reg_814;

assign zext_ln452_fu_1477_p1 = shl_ln4_fu_1469_p3;

assign zext_ln453_1_fu_1519_p1 = add_ln453_fu_1513_p2;

assign zext_ln453_fu_1509_p1 = shl_ln5_fu_1501_p3;

assign zext_ln454_1_fu_1541_p1 = ap_phi_reg_pp0_iter3_empty_149_reg_796;

assign zext_ln454_2_fu_1545_p1 = ap_phi_reg_pp0_iter3_empty_149_reg_796;

assign zext_ln454_fu_1537_p1 = shl_ln6_fu_1529_p3;

assign zext_ln455_1_fu_1573_p1 = empty_148_reg_660;

assign zext_ln455_2_fu_1577_p1 = empty_148_reg_660;

assign zext_ln455_3_fu_1587_p1 = add_ln455_fu_1581_p2;

assign zext_ln455_fu_1569_p1 = shl_ln7_fu_1561_p3;

assign zext_ln456_fu_1605_p1 = shl_ln8_fu_1597_p3;

assign zext_ln457_1_fu_1633_p1 = empty_131_fu_252;

assign zext_ln457_2_fu_1643_p1 = add_ln457_fu_1637_p2;

assign zext_ln457_fu_1629_p1 = shl_ln9_fu_1621_p3;

assign zext_ln458_1_fu_1665_p1 = empty_129_fu_244;

assign zext_ln458_2_fu_1675_p1 = add_ln458_fu_1669_p2;

assign zext_ln458_fu_1661_p1 = shl_ln1_fu_1653_p3;

assign zext_ln459_1_fu_1703_p1 = add_ln459_fu_1697_p2;

assign zext_ln459_fu_1693_p1 = shl_ln2_fu_1685_p3;

assign zext_ln460_1_fu_1725_p1 = empty_127_fu_236;

assign zext_ln460_2_fu_1735_p1 = add_ln460_fu_1729_p2;

assign zext_ln460_fu_1721_p1 = shl_ln10_fu_1713_p3;

assign zext_ln461_1_fu_1763_p1 = add_ln461_fu_1757_p2;

assign zext_ln461_fu_1753_p1 = shl_ln11_fu_1745_p3;

assign zext_ln476_1_fu_2372_p1 = select_ln61_1_fu_2364_p3;

assign zext_ln476_2_fu_2406_p1 = select_ln61_2_fu_2398_p3;

assign zext_ln476_3_fu_2440_p1 = select_ln61_3_fu_2432_p3;

assign zext_ln476_4_fu_2900_p1 = add_ln476_reg_4142;

assign zext_ln476_5_fu_2903_p1 = add_ln476_1_reg_4147;

assign zext_ln476_fu_2338_p1 = select_ln61_fu_2330_p3;

assign zext_ln477_1_fu_2520_p1 = select_ln61_5_fu_2512_p3;

assign zext_ln477_2_fu_2554_p1 = select_ln61_6_fu_2546_p3;

assign zext_ln477_3_fu_2588_p1 = select_ln61_7_fu_2580_p3;

assign zext_ln477_4_fu_2922_p1 = add_ln477_reg_4152;

assign zext_ln477_5_fu_2925_p1 = add_ln477_1_reg_4157;

assign zext_ln477_fu_2486_p1 = select_ln61_4_fu_2478_p3;

assign zext_ln478_1_fu_2668_p1 = select_ln61_9_fu_2660_p3;

assign zext_ln478_2_fu_2702_p1 = select_ln61_10_fu_2694_p3;

assign zext_ln478_3_fu_2736_p1 = select_ln61_11_fu_2728_p3;

assign zext_ln478_4_fu_2944_p1 = add_ln478_reg_4162;

assign zext_ln478_5_fu_2947_p1 = add_ln478_1_reg_4167;

assign zext_ln478_fu_2634_p1 = select_ln61_8_fu_2626_p3;

assign zext_ln479_1_fu_2816_p1 = select_ln61_13_fu_2808_p3;

assign zext_ln479_2_fu_2850_p1 = select_ln61_14_fu_2842_p3;

assign zext_ln479_3_fu_2884_p1 = select_ln61_15_fu_2876_p3;

assign zext_ln479_4_fu_2966_p1 = add_ln479_reg_4172;

assign zext_ln479_5_fu_2969_p1 = add_ln479_1_reg_4177;

assign zext_ln479_fu_2782_p1 = select_ln61_12_fu_2774_p3;

assign zext_ln483_1_fu_1931_p1 = select_ln61_17_fu_1923_p3;

assign zext_ln483_2_fu_2988_p1 = SD_reg_4080_pp0_iter5_reg;

assign zext_ln483_fu_1895_p1 = select_ln61_16_fu_1887_p3;

assign zext_ln484_1_fu_2019_p1 = select_ln61_19_fu_2011_p3;

assign zext_ln484_2_fu_2991_p1 = SD_1_reg_4085_pp0_iter5_reg;

assign zext_ln484_fu_1983_p1 = select_ln61_18_fu_1975_p3;

assign zext_ln488_1_fu_3118_p1 = w_3_fu_3108_p4;

assign zext_ln488_2_fu_3132_p1 = w_5_fu_3122_p4;

assign zext_ln488_fu_3155_p1 = w_7_reg_4218;

assign zext_ln492_1_fu_3031_p1 = add_ln492_2_fu_3025_p2;

assign zext_ln492_fu_3000_p1 = add_ln492_fu_2994_p2;

assign zext_ln493_1_fu_3051_p1 = var_quant_1_fu_3041_p4;

assign zext_ln493_2_fu_3072_p1 = var_quant_2_fu_3062_p4;

assign zext_ln493_3_fu_3093_p1 = var_quant_3_fu_3083_p4;

assign zext_ln493_fu_3020_p1 = var_quant_fu_3010_p4;

assign zext_ln494_fu_3152_p1 = w_8_reg_4202;

assign zext_ln495_1_fu_3158_p1 = add_ln495_reg_4224;

assign zext_ln495_fu_3167_p1 = add_ln495_1_fu_3161_p2;

assign zext_ln497_fu_3177_p1 = sw_1_fu_3171_p2;

assign zext_ln504_4_fu_3324_p1 = g_2_reg_718_pp0_iter14_reg;

assign zext_ln504_5_fu_3338_p1 = $unsigned(sext_ln504_6_fu_3335_p1);

assign zext_ln504_6_fu_3361_p1 = $unsigned(sext_ln504_8_fu_3357_p1);

endmodule //design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
