////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : round7seg_drc.vf
// /___/   /\     Timestamp : 11/23/2021 14:07:06
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family spartan6 -verilog round7seg_drc.vf -w C:/xilinx__workspace/test6/round7seg.sch
//Design Name: round7seg
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module round7seg(inp, 
                 out_0, 
                 out_1, 
                 out_2, 
                 out_3, 
                 out_4, 
                 out_5);

    input [3:0] inp;
   output out_0;
   output out_1;
   output out_2;
   output out_3;
   output out_4;
   output out_5;
   
   wire XLXN_8;
   wire XLXN_9;
   wire XLXN_10;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_23;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_32;
   
   INV  XLXI_1 (.I(inp[2]), 
               .O(XLXN_8));
   INV  XLXI_2 (.I(inp[1]), 
               .O(XLXN_9));
   INV  XLXI_3 (.I(inp[0]), 
               .O(XLXN_10));
   AND3  XLXI_11 (.I0(XLXN_10), 
                 .I1(XLXN_9), 
                 .I2(XLXN_8), 
                 .O(XLXN_11));
   AND2  XLXI_13 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_12));
   INV  XLXI_14 (.I(inp[2]), 
                .O(XLXN_15));
   INV  XLXI_15 (.I(inp[1]), 
                .O(XLXN_14));
   AND3  XLXI_16 (.I0(inp[0]), 
                 .I1(XLXN_14), 
                 .I2(XLXN_15), 
                 .O(XLXN_16));
   AND2  XLXI_17 (.I0(XLXN_19), 
                 .I1(inp[1]), 
                 .O(XLXN_20));
   AND2  XLXI_26 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_21));
   AND2  XLXI_27 (.I0(inp[0]), 
                 .I1(inp[1]), 
                 .O(XLXN_23));
   AND2  XLXI_28 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_27));
   AND2  XLXI_29 (.I0(XLXN_28), 
                 .I1(inp[2]), 
                 .O(XLXN_29));
   INV  XLXI_30 (.I(inp[0]), 
                .O(XLXN_19));
   INV  XLXI_31 (.I(inp[0]), 
                .O(XLXN_28));
   AND2  XLXI_32 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_30));
   AND2  XLXI_33 (.I0(inp[0]), 
                 .I1(inp[2]), 
                 .O(XLXN_32));
   AND2  XLXI_34 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_31));
   OR2  XLXI_35 (.I0(XLXN_12), 
                .I1(XLXN_11), 
                .O(out_0));
   OR2  XLXI_36 (.I0(XLXN_18), 
                .I1(XLXN_16), 
                .O(out_1));
   OR2  XLXI_37 (.I0(XLXN_21), 
                .I1(XLXN_20), 
                .O(out_2));
   OR2  XLXI_38 (.I0(XLXN_27), 
                .I1(XLXN_23), 
                .O(out_3));
   OR2  XLXI_39 (.I0(XLXN_30), 
                .I1(XLXN_29), 
                .O(out_4));
   OR2  XLXI_40 (.I0(XLXN_31), 
                .I1(XLXN_32), 
                .O(out_5));
   AND2  XLXI_41 (.I0(inp[1]), 
                 .I1(inp[2]), 
                 .O(XLXN_18));
endmodule
