# Let the output of the past stage (reg) be listed first.
rsr1: 16
op1: 16
op2: 16

# And the signals passed from the previous buffer next.
fnc: 3

alu_en

int_cal

in_im_en


mr
mw

brn
ps_pp

wb
out_en

dst: 3
sr1: 3
sr2: 3

pc: 32
