#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 29 00:35:03 2024
# Process ID: 28348
# Current directory: C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1
# Command line: vivado.exe -log top_controller.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_controller.tcl -notrace
# Log file: C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller.vdi
# Journal file: C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1\vivado.jou
# Running On: Laptop-dell, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 16910 MB
#-----------------------------------------------------------
source top_controller.tcl -notrace
Command: link_design -top top_controller -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_signal'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'reset_source'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 874.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, instance_name/inst/clkin1_ibufg, from the path connected to top-level port: i_clk_100M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila_signal UUID: 489c8c8b-3fad-52c0-9c83-b5775f06dae5 
INFO: [Chipscope 16-324] Core: reset_source UUID: f74c1bf8-ab40-55ba-8064-86138f9c8aef 
Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'reset_source'
Finished Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'reset_source'
Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_signal/inst'
Finished Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_signal/inst'
Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_signal/inst'
Finished Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_signal/inst'
Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.609 ; gain = 578.277
Finished Parsing XDC File [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.srcs/constrs_1/imports/uart_proj/constraints_uart_tx.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.srcs/constrs_1/imports/uart_proj/constraints_uart_tx.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'i_clk_100M_IBUF_BUFG'. [C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.srcs/constrs_1/imports/uart_proj/constraints_uart_tx.xdc:27]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.srcs/constrs_1/imports/uart_proj/constraints_uart_tx.xdc:27]
Finished Parsing XDC File [C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.srcs/constrs_1/imports/uart_proj/constraints_uart_tx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances

14 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.609 ; gain = 1127.746
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1570.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a2d4e26d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1588.574 ; gain = 17.965

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = f0750fc63ec34639.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/.Xil/Vivado-28348-Laptop-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1947.379 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d7a21793

Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.379 ; gain = 20.969

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1671b07e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11547a859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 129e64cfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Sweep, 1222 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_clk_100M_IBUF_BUFG_inst to drive 1876 load(s) on clock net i_clk_100M_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 16214dc3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16214dc3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16214dc3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.379 ; gain = 20.969
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              16  |                                             77  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              36  |                                           1222  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1947.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 140820bcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.379 ; gain = 20.969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 33 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1d311c635

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2028.543 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d311c635

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.543 ; gain = 81.164

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 28cdb7907

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2028.543 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 28cdb7907

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2028.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 28cdb7907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2028.543 ; gain = 457.934
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_controller_drc_opted.rpt -pb top_controller_drc_opted.pb -rpx top_controller_drc_opted.rpx
Command: report_drc -file top_controller_drc_opted.rpt -pb top_controller_drc_opted.pb -rpx top_controller_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 192ab109b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2028.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124a62db3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201210bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201210bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 201210bda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 210b96863

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12f8dba43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12f8dba43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21bb47b1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 196 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 88 nets or LUTs. Breaked 0 LUT, combined 88 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16bb17052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 21715873d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21715873d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a2bf50b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ee8a50a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ef40fcc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197bd828d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d963641f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28fc5fd46

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a4fc8b87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2a4fc8b87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2206151cf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.013 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22a694ea6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2871088b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2206151cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.013. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22ffa9ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22ffa9ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ffa9ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ffa9ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22ffa9ddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2028.543 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c2416c7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000
Ending Placer Task | Checksum: 11f26eeeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_controller_utilization_placed.rpt -pb top_controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2028.543 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.585 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 2028.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f0286b95 ConstDB: 0 ShapeSum: 2efe8356 RouteDB: 0
Post Restoration Checksum: NetGraph: 7631c9e5 NumContArr: d87528a7 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14ea6f28c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2061.012 ; gain = 32.469

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14ea6f28c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2068.191 ; gain = 39.648

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14ea6f28c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2068.191 ; gain = 39.648
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21c372f57

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2076.688 ; gain = 48.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.957  | TNS=0.000  | WHS=-0.328 | THS=-36.318|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3997
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3997
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 231a73a73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.297 ; gain = 48.754

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 231a73a73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2077.297 ; gain = 48.754
Phase 3 Initial Routing | Checksum: 1668e5c83

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2077.297 ; gain = 48.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 121bad0e9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24c7a9550

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676
Phase 4 Rip-up And Reroute | Checksum: 24c7a9550

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24c7a9550

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24c7a9550

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676
Phase 5 Delay and Skew Optimization | Checksum: 24c7a9550

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 179a442f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a48fb994

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676
Phase 6 Post Hold Fix | Checksum: 1a48fb994

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25425 %
  Global Horizontal Routing Utilization  = 1.33693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a48fb994

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a48fb994

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e141c26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e141c26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2097.219 ; gain = 68.676

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2097.219 ; gain = 68.676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.640 . Memory (MB): peak = 2102.000 ; gain = 4.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_controller_drc_routed.rpt -pb top_controller_drc_routed.pb -rpx top_controller_drc_routed.rpx
Command: report_drc -file top_controller_drc_routed.rpt -pb top_controller_drc_routed.pb -rpx top_controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_controller_methodology_drc_routed.rpt -pb top_controller_methodology_drc_routed.pb -rpx top_controller_methodology_drc_routed.rpx
Command: report_methodology -file top_controller_methodology_drc_routed.rpt -pb top_controller_methodology_drc_routed.pb -rpx top_controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Dell/fpga/uart/uart_proj/uart_16/uart_16try2/16_2_1/16_2_1.runs/impl_1/top_controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_controller_power_routed.rpt -pb top_controller_power_summary_routed.pb -rpx top_controller_power_routed.rpx
Command: report_power -file top_controller_power_routed.rpt -pb top_controller_power_summary_routed.pb -rpx top_controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_controller_route_status.rpt -pb top_controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_controller_timing_summary_routed.rpt -pb top_controller_timing_summary_routed.pb -rpx top_controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_controller_bus_skew_routed.rpt -pb top_controller_bus_skew_routed.pb -rpx top_controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 00:36:43 2024...
