part=xc7s50csga324-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=20
syn.top=adder
syn.file=adder.cpp
syn.file=F:\Xilinx\projeto_hls\adder\adder.h
csim.code_analyzer=1