

================================================================
== Vivado HLS Report for 'exp_24_16_s'
================================================================
* Date:           Sun Jul  1 02:49:37 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    268|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      9|     237|     87|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        2|      -|     302|     65|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      9|     539|    420|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      4|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |MASTER_CNN_mul_50fYi_U604  |MASTER_CNN_mul_50fYi  |        0|      9|  237|  87|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      9|  237|  87|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |exp_x_msb_1_table32_U  |exp_24_16_s_exp_xeOg  |        2|  0|   0|   256|   50|     1|        12800|
    |f_x_msb_2_table_U      |exp_24_16_s_f_x_mdEe  |        2|  0|   0|   256|   46|     1|        11776|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        4|  0|   0|   512|   96|     2|        24576|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_9_fu_238_p2          |     +    |      0|  0|  57|          50|          50|
    |r_V_3_fu_177_p2             |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   8|           1|           1|
    |tmp3_fu_337_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp4_fu_325_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp5_fu_331_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_355_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp7_fu_343_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp8_fu_349_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_8_fu_361_p2             |    or    |      0|  0|   8|           1|           1|
    |ap_return                   |  select  |      0|  0|  24|           1|          23|
    |p_Val2_10_fu_253_p3         |  select  |      0|  0|  46|           1|          46|
    |p_cast_cast_cast_fu_228_p3  |  select  |      0|  0|  45|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   8|           1|           2|
    |not_s_fu_223_p2             |    xor   |      0|  0|   8|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 268|          72|         140|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |loc_V_reg_396            |   5|   0|    8|          3|
    |p_Val2_7_reg_437         |  48|   0|   48|          0|
    |p_Val2_8_reg_421         |  50|   0|   50|          0|
    |r_V_3_reg_411            |   9|   0|    9|          0|
    |tmp_9_reg_416            |  41|   0|   41|          0|
    |tmp_reg_390              |   1|   0|    1|          0|
    |x_V_read_reg_385         |  14|   0|   14|          0|
    |p_Val2_8_reg_421         |   1|   1|   50|          0|
    |tmp_reg_390              |  64|  32|    1|          0|
    |x_V_read_reg_385         |  64|  32|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 302|  65|  241|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<24, 16> | return value |
|ap_return  | out |   24| ap_ctrl_hs |  exp<24, 16> | return value |
|x_V        |  in |   14|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

