Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 30 14:37:13 2021
| Host         : LAPTOP-UB7273AV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |            2499 |          688 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                              Enable Signal                             |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | i_uart_tx/transmit_cnt_reg[28]                                         |                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_uart_tx/tx_o_i_1_n_0                                                 |                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/E[0]                          |                                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | din_i0                                                                 |                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | i_uart_tx/shreg_0                                                      |                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                                        | i_uart_rx/bittimer[9]_i_1__0_n_0    |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | i_uart_tx/bittimer                                                     | i_uart_tx/bittimer[10]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | i_uart_rx/bitcntr                                                      |                                     |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | i_uart_tx/transmit_cnt_reg[28]                                         | i_uart_tx/FSM_onehot_state_reg[2]_0 |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | i_uart_rx/byte_cnt                                                     |                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[7]  |                                     |               14 |             64 |         4.57 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[28] |                                     |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[13] |                                     |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[14] |                                     |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[9]  |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[16] |                                     |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[12] |                                     |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[20] |                                     |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[17] |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[32] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[11] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[15] |                                     |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[19] |                                     |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[18] |                                     |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[8]  |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[5]  |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[2]  |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[3]  |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[26] |                                     |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[27] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[4]  |                                     |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[10] |                                     |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[1]  |                                     |               14 |             64 |         4.57 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[21] |                                     |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[22] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[29] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[23] |                                     |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[24] |                                     |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[31] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[30] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_uart_rx/FSM_onehot_state_reg[0]_0[0]                                 |                                     |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[25] |                                     |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | i_HIGHT_Encryption/i_HIGHT_RoundFunction/FSM_onehot_state_reg_n_0_[6]  |                                     |               14 |             64 |         4.57 |
|  clk_IBUF_BUFG |                                                                        |                                     |               41 |            111 |         2.71 |
|  clk_IBUF_BUFG | i_uart_rx/FSM_onehot_state_reg[0][0]                                   |                                     |               36 |            128 |         3.56 |
|  clk_IBUF_BUFG | i_uart_rx/E[0]                                                         |                                     |               59 |            193 |         3.27 |
+----------------+------------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


