{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605410830754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605410830774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 12:27:10 2020 " "Processing started: Sun Nov 15 12:27:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605410830774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410830774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410830774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605410832374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605410832374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX_PROXY-rtl " "Found design unit 1: I2C_MUX_PROXY-rtl" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851151 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX_PROXY " "Found entity 1: I2C_MUX_PROXY" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX-rtl " "Found design unit 1: I2C_MUX-rtl" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851170 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX " "Found entity 1: I2C_MUX" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116_pkg " "Found design unit 1: I2C_TLC59116_pkg" {  } { { "../hdl/I2C_TLC59116_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFTCLK-main " "Found design unit 1: SFTCLK-main" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851200 ""} { "Info" "ISGN_ENTITY_NAME" "1 SFTCLK " "Found entity 1: SFTCLK" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_SAMPLE-rtl " "Found design unit 1: I2C_SAMPLE-rtl" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851211 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_SAMPLE " "Found entity 1: I2C_SAMPLE" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Crtc-rtl " "Found design unit 1: I2Crtc-rtl" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851230 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Crtc " "Found entity 1: I2Crtc" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CIF-MAIN " "Found design unit 1: I2CIF-MAIN" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851240 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CIF " "Found entity 1: I2CIF" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116-rtl " "Found design unit 1: I2C_TLC59116-rtl" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851250 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_TLC59116 " "Found entity 1: I2C_TLC59116" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_pkg " "Found design unit 1: I2C_pkg" {  } { { "../hdl/I2C_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410851270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410851270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_SAMPLE " "Elaborating entity \"I2C_SAMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605410851460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_RDn_PXY sample.vhd(61) " "Verilog HDL or VHDL warning at sample.vhd(61): object \"I2C_RDn_PXY\" assigned a value but never read" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605410851460 "|I2C_SAMPLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CIF I2CIF:I2C " "Elaborating entity \"I2CIF\" for hierarchy \"I2CIF:I2C\"" {  } { { "../hdl/sample.vhd" "I2C" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410851510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MUX I2C_MUX:I2CMUX " "Elaborating entity \"I2C_MUX\" for hierarchy \"I2C_MUX:I2CMUX\"" {  } { { "../hdl/sample.vhd" "I2CMUX" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410851591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MUX_PROXY I2C_MUX:I2CMUX\|I2C_MUX_PROXY:\\GEN1:0:U " "Elaborating entity \"I2C_MUX_PROXY\" for hierarchy \"I2C_MUX:I2CMUX\|I2C_MUX_PROXY:\\GEN1:0:U\"" {  } { { "../hdl/I2C_MUX.vhd" "\\GEN1:0:U" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410851650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFTCLK SFTCLK:i2cclk " "Elaborating entity \"SFTCLK\" for hierarchy \"SFTCLK:i2cclk\"" {  } { { "../hdl/sample.vhd" "i2cclk" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410851710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_TLC59116 I2C_TLC59116:tlc59116_0 " "Elaborating entity \"I2C_TLC59116\" for hierarchy \"I2C_TLC59116:tlc59116_0\"" {  } { { "../hdl/sample.vhd" "tlc59116_0" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410851740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0j14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0j14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0j14 " "Found entity 1: altsyncram_0j14" {  } { { "db/altsyncram_0j14.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/altsyncram_0j14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410855024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410855024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410855664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410855664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410856004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410856004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jph " "Found entity 1: cntr_jph" {  } { { "db/cntr_jph.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cntr_jph.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410856524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410856524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410856674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410856674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cntr_cki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410856954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410856954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cntr_6rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410857313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410857313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410857463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410857463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410857744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410857744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410857883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410857883 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410859083 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605410859313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.15.12:27:47 Progress: Loading sld06b3d628/alt_sld_fab_wrapper_hw.tcl " "2020.11.15.12:27:47 Progress: Loading sld06b3d628/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410867707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410873986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410874536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410878153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410878473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410878772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410879094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410879102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410879102 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605410879868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06b3d628/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld06b3d628/alt_sld_fab.v" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880828 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/Quartus/db/ip/sld06b3d628/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605410880960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410880960 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 56 -1 0 } } { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 52 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 54 -1 0 } } { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 39 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 45 -1 0 } } { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 40 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } } { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605410885123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605410885123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410885663 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2CIF:I2C\|INITCOUNT\[3\] High " "Register I2CIF:I2C\|INITCOUNT\[3\] will power up to High" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2CIF:I2C\|INITCOUNT\[1\] High " "Register I2CIF:I2C\|INITCOUNT\[1\] will power up to High" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[5\] High " "Register SFTCLK:i2cclk\|counter\[5\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[4\] High " "Register SFTCLK:i2cclk\|counter\[4\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[3\] High " "Register SFTCLK:i2cclk\|counter\[3\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[1\] High " "Register SFTCLK:i2cclk\|counter\[1\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SFTCLK:i2cclk\|counter\[0\] High " "Register SFTCLK:i2cclk\|counter\[0\] will power up to High" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1605410885893 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1605410885893 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1605410889583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605410889603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605410889603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605410890163 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605410890163 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605410890163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1086 " "Implemented 1086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605410890163 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605410890163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605410890163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605410890263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 12:28:10 2020 " "Processing ended: Sun Nov 15 12:28:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605410890263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605410890263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605410890263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605410890263 ""}
