INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sources_1/imports/practice/seg_tick.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tick
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sources_1/imports/practice/test_SegDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_SegDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
WARNING: [VRFC 10-3380] identifier 'baud_cnt' is used before its declaration [C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sources_1/new/uart_rx.v:47]
WARNING: [VRFC 10-3380] identifier 'baud_cnt' is used before its declaration [C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sources_1/new/uart_rx.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_lab/practice/test_uart_rx/test_uart_rx.srcs/sim_1/new/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
