{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573200338003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:05:37 2019 " "Processing started: Fri Nov 08 16:05:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573200338003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573200338003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab05 -c lab05 --vector_source=\"C:/B0729047 lab05/Waveform1.vwf\" --testbench_file=\"C:/B0729047 lab05/simulation/modelsim/Waveform1.vwf.vt\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab05 -c lab05 --vector_source=\"C:/B0729047 lab05/Waveform1.vwf\" --testbench_file=\"C:/B0729047 lab05/simulation/modelsim/Waveform1.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573200338003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1573200338618 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA0 " "Ignoring output pin \"QA0\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA1 " "Ignoring output pin \"QA1\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA2 " "Ignoring output pin \"QA2\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA3 " "Ignoring output pin \"QA3\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA4 " "Ignoring output pin \"QA4\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA5 " "Ignoring output pin \"QA5\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QA6 " "Ignoring output pin \"QA6\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB0 " "Ignoring output pin \"QB0\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB1 " "Ignoring output pin \"QB1\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB2 " "Ignoring output pin \"QB2\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB3 " "Ignoring output pin \"QB3\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB4 " "Ignoring output pin \"QB4\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB5 " "Ignoring output pin \"QB5\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QB6 " "Ignoring output pin \"QB6\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC0 " "Ignoring output pin \"QC0\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC1 " "Ignoring output pin \"QC1\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC2 " "Ignoring output pin \"QC2\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC3 " "Ignoring output pin \"QC3\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC4 " "Ignoring output pin \"QC4\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC5 " "Ignoring output pin \"QC5\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QC6 " "Ignoring output pin \"QC6\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD0 " "Ignoring output pin \"QD0\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD1 " "Ignoring output pin \"QD1\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD2 " "Ignoring output pin \"QD2\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD3 " "Ignoring output pin \"QD3\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD4 " "Ignoring output pin \"QD4\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD5 " "Ignoring output pin \"QD5\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "QD6 " "Ignoring output pin \"QD6\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1573200338625 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/B0729047 lab05/simulation/modelsim/Waveform1.vwf.vt " "Generated Verilog Test Bench File C:/B0729047 lab05/simulation/modelsim/Waveform1.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1573200338630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 29 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573200338674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:05:38 2019 " "Processing ended: Fri Nov 08 16:05:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573200338674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573200338674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573200338674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573200338674 ""}
