SETPEND, bits [31:0], on a write<BR><FONT class=clozed>Set pending. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be set pending.<BR>The possible values of each bit are:<BR>0 No effect.<BR>1 Pend interrupt 32n + m.<BR>Bits corresponding to unimplemented interrupts are RES0. Bits corresponding to interrupts targeting Secure state are RAZ/WI from Non-secure.<BR>This field is write-one-to-set. Writes of zero are ignored.<BR>This field resets to zero on a Warm reset.</FONT> 
<P></P>
<P>SETPEND, bits [31:0], on a read<BR>Set pending. For SETPEND[m] in NVIC_ISPRn, indicates whether interrupt 32n + m is pending.<BR>The possible values of each bit are:<BR>0 Interrupt 32n + m is not pending.<BR>1 Interrupt 32n + m pending.<BR>Bits corresponding to unimplemented interrupts are RES0. Bits corresponding to interrupts targeting Secure state are RAZ/WI from Non-secure.<BR>This field resets to zero on a Warm reset.