{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714113327268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714113327269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hbirdv2e203_SoC EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"hbirdv2e203_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714113327356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714113327400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714113327400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714113327705 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714113328078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714113328078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714113328078 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714113328078 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714113328116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714113328116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714113328116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714113328116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714113328116 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714113328116 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714113328129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714113328326 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "223 223 " "No exact pin location assignment(s) for 223 pins of 223 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714113328919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714113330068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hbirdv2e203_SoC.sdc " "Synopsys Design Constraints File file not found: 'hbirdv2e203_SoC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714113330082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714113330083 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714113330309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714113330309 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714113330314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lfextclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node lfextclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[29\]~43 " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[29\]~43" {  } { { "rtl/subsys/e203_subsys_main.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 19761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|input_stage:u_in_stage\|r_ls_clk_sync\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|input_stage:u_in_stage\|r_ls_clk_sync\[0\]" {  } { { "rtl/perips/apb_adv_timer/input_stage.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/input_stage.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 3101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim1\|input_stage:u_in_stage\|r_ls_clk_sync\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim1\|input_stage:u_in_stage\|r_ls_clk_sync\[0\]" {  } { { "rtl/perips/apb_adv_timer/input_stage.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/input_stage.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 12234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim2\|input_stage:u_in_stage\|r_ls_clk_sync\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim2\|input_stage:u_in_stage\|r_ls_clk_sync\[0\]" {  } { { "rtl/perips/apb_adv_timer/input_stage.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/input_stage.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 12016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim3\|input_stage:u_in_stage\|r_ls_clk_sync\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim3\|input_stage:u_in_stage\|r_ls_clk_sync\[0\]" {  } { { "rtl/perips/apb_adv_timer/input_stage.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/input_stage.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 11798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714113331187 ""}  } { { "rtl/soc/e203_soc_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/soc/e203_soc_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|clkout  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflrs:dp_gt0.rptr_vec_0_dfflrs\|qout_r\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflrs:dp_gt0.rptr_vec_0_dfflrs\|qout_r\[0\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflr:dp_gt0.dp_gt1.rptr_vec_31_dfflr\|qout_r\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflr:dp_gt0.dp_gt1.rptr_vec_31_dfflr\|qout_r\[0\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflr:dp_gt0.vec_31_dfflr\|qout_r\[0\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dfflr:dp_gt0.vec_31_dfflr\|qout_r\[0\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[47\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[47\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[48\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[48\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[49\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[49\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[57\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[57\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[58\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[58\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[59\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[59\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[60\] " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\|qout_r\[60\]" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 16331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331187 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714113331187 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714113331187 ""}  } { { "rtl/subsys/e203_subsys_gfcm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_gfcm.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 10524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_pads_jtag_TCK_i_ival~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node io_pads_jtag_TCK_i_ival~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[26\]~40 " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[26\]~40" {  } { { "rtl/subsys/e203_subsys_main.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 19758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/soc/e203_soc_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/soc/e203_soc_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hfextclk~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node hfextclk~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[30\]~44 " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[30\]~44" {  } { { "rtl/subsys/e203_subsys_main.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 19762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[31\]~45 " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|io_pads_gpioA_o_oval\[31\]~45" {  } { { "rtl/subsys/e203_subsys_main.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 19763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|clkout " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|clkout" {  } { { "rtl/subsys/e203_subsys_gfcm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_gfcm.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 10524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate\|clk_out " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate\|clk_out" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 10526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|e203_clkgate:u_clk1_clkgate\|enb " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\|e203_clkgate:u_clk1_clkgate\|enb" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 18950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate\|enb " "Destination node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate\|enb" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 10525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/soc/e203_soc_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/soc/e203_soc_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 43022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|e203_clkgate:u_exu_clkgate\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|e203_clkgate:u_exu_clkgate\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 18947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|e203_clkgate:u_ifu_clkgate\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|e203_clkgate:u_ifu_clkgate\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 18949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer0\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer0\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 12338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer1\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 12258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer2\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer2\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 12040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer3\|clk_out  " "Automatically promoted node e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|e203_clkgate:i_clk_gate_timer3\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714113331188 ""}  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dell/Desktop/e203_hbirdv2/Project/" { { 0 { 0 ""} 0 11822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714113331188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714113332372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714113332390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714113332391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714113332415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714113332447 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714113332479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714113332480 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714113332495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714113333259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714113333276 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714113333276 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "220 unused 2.5V 76 144 0 " "Number of I/O pins in group: 220 (unused VREF, 2.5V VCCIO, 76 input, 144 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714113333288 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714113333288 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714113333288 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333288 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714113333288 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714113333288 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714113333289 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714113333289 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714113333289 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "220 2.5 V 172 " "Can't place 220 pins with 2.5 V I/O standard because Fitter has only 172 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1714113333289 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1714113333289 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714113333290 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1714113341766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dell/Desktop/e203_hbirdv2/Project/output_files/hbirdv2e203_SoC.fit.smsg " "Generated suppressed messages file C:/Users/Dell/Desktop/e203_hbirdv2/Project/output_files/hbirdv2e203_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714113342795 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5552 " "Peak virtual memory: 5552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714113343098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 26 14:35:43 2024 " "Processing ended: Fri Apr 26 14:35:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714113343098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714113343098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714113343098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714113343098 ""}
