curl -XPOST 'http://localhost:9200/electronic_products/_create/3422' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "TITLE", "content": "  SGM51622S8/SGM51652S8  8-Channel, 16-Bit, Bipolar Input  Simultaneous Sampling ADC      SG Micro Corp  www.sg-micro.com  DECEMBER 2023–REV.A  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3423' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "GENERAL DESCRIPTION", "content": "GENERAL DESCRIPTION  The SGM51622S8 and SGM51652S8 are 16-bit,  8-channel  simultaneous  sampling,  high-precision  successive  approximation  (SAR)  analog-to-digital  converters (ADCs).  These ADCs are powered by a single unipolar 5V, and  support true bipolar ±10V and ±5V inputs. The input  range is configured by hardware pin.  These chips provide over-voltage protection up to ±20V  at the input.  These chips have an on-chip high accuracy and low  drift 8ppm/℃ reference.   The input impedance of these chips is 1MΩ and it is  independent of the input range selection.  These ADCs support both high-speed serial and  parallel interfaces.  The SGM51622S8 and SGM51652S8 are available in a  Green LQFP-10×10-64L package. They are all  specified from -40℃ to +125℃.  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3424' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "FEATURES", "content": "FEATURES  ● 8 Channels Simultaneous Sampling   SGM51652S8 Supports 500kSPS on All  Channels Simultaneously   SGM51622S8 Supports 250kSPS on All  Channels Simultaneously  ● True Bipolar Analog Input Ranges: ±10V, ±5V  ● Single 5V Analog Supply and 1.65V to 5V VDRIVE  ● Input Buffer with 1MΩ Analog Input Impedance  ● On-Chip Accurate Reference and Reference  Buffer  ● Configurable Oversampling Capability with  Digital Filter  ● Flexible Parallel Interface or Serial Interface   SPI-Compatible  ● Performance   SNR: 93dB (TYP) for SGM51622S8,   93.5dB (TYP) for SGM51652S8   THD: -105dB (TYP) for SGM51622S8,   -99dB (TYP) for SGM51652S8   INL: ±1.5LSB (TYP) for SGM51622S8 and  SGM51652S8   DNL: +1LSB/-0.65LSB (TYP) for SGM51622S8,   +1.5LSB/-0.8LSB (TYP) for SGM51652S8   7kV ESD Rating on Analog Input Channels  ● Operating Temperature Range: -40℃ to +125℃  ● Available in a Green LQFP-10×10-64L Package      "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3425' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "APPLICATIONS", "content": "APPLICATIONS  Power-Line Monitoring and Protection Systems  Instrumentation and Control Systems  Multi-Axis Sensor Systems           8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      2  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3426' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "PACKAGE/ORDERING INFORMATION", "content": "PACKAGE/ORDERING INFORMATION  MODEL  PACKAGE  DESCRIPTION  SPECIFIED  TEMPERATURE  RANGE  ORDERING  NUMBER  PACKAGE  MARKING  PACKING  OPTION  SGM51622S8  LQFP-10×10-64L  -40℃ to +125℃  SGM51622S8XLFH64G/TR  SGM51622S8  XLFH64  XXXXX  Tape and Reel, 1500  SGM51622S8XLFH64SG/TR  SGM51622S8  XLFH64  XXXXX  Tape and Reel, 250  SGM51652S8  LQFP-10×10-64L  -40℃ to +125℃  SGM51652S8XLFH64G/TR  SGM51652S8  XLFH64  XXXXX  Tape and Reel, 1500  SGM51652S8XLFH64SG/TR  SGM51652S8  XLFH64  XXXXX  Tape and Reel, 250    MARKING INFORMATION  NOTE: XXXXX = Date Code, Trace Code and Vendor Code.  Trace Code  Vendor Code  Date Code - Year X X X X X     Green (RoHS & HSF): SG Micro Corp defines 'Green' to mean Pb-Free (RoHS compatible) and free of halogen substances. If  you have additional comments or questions, please contact your SGMICRO representative directly.    "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3427' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "ABSOLUTE MAXIMUM RATINGS", "content": "ABSOLUTE MAXIMUM RATINGS  AVCC to AGND ..................................................... -0.3V to 6V  VDRIVE to AGND  ..................................... -0.3V to AVCC + 0.3V  Analog Input Voltage to AGND (1) ..................................  ±20V  Digital Input Voltage to AGND .............  -0.3V to VDRIVE + 0.3V  Digital Output Voltage to AGND  ...........  -0.3V to VDRIVE + 0.3V  REFIN to AGND  .................................... -0.3V to AVCC + 0.3V  Input Current to Any Pin except Supplies (1) ............... ±10mA  Package Thermal Resistance  LQFP-10×10-64L, θJA ........................................... 42.2℃/W  Junction Temperature  .................................................  +150℃  Storage Temperature Range ....................... -65℃ to +150℃  Lead Temperature (Soldering, 10s) ............................  +260℃  ESD Susceptibility  HBM (All Pins except Analog Inputs) ...........................  3000V  HBM (Analog Input Pins Only) .....................................  7000V  CDM ............................................................................  1000V    NOTE:  1. Transient currents of up to 100mA do not cause SCR  latch-up.    "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3428' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "RECOMMENDED OPERATING CONDITIONS", "content": "RECOMMENDED OPERATING CONDITIONS  Operating Temperature Range .................... -40℃ to +125℃  OVERSTRESS CAUTION  Stresses beyond those listed in Absolute Maximum Ratings  may cause permanent damage to the device. Exposure to  absolute maximum rating conditions for extended periods  may affect reliability. Functional operation of the device at any  conditions beyond those indicated in the Recommended  Operating Conditions section is not implied.    ESD SENSITIVITY CAUTION  This integrated circuit can be damaged if ESD protections are  not considered carefully. SGMICRO recommends that all  integrated circuits be handled with appropriate precautions.  Failure to observe proper handling and installation procedures  can cause damage. ESD damage can range from subtle  performance degradation to complete device failure. Precision  integrated circuits may be more susceptible to damage  because even small parametric changes could cause the  device not to meet the published specifications.    DISCLAIMER  SG Micro Corp reserves the right to make any change in  circuit design, or specifications without prior notice.           8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      3  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3429' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "PIN CONFIGURATION", "content": "PIN CONFIGURATION     SGM51622S8/SGM51652S8 (TOP VIEW)  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 AVCC AGND OS 0 OS 1 OS 2 nSTBY RANGE CONVST A CONVST B RESET nRD/SCLK BUSY FRSTDATA DB0 AVCC AGND REFGND REFCAPB REFCAPA REFGND REFIN/REFOUT AGND AGND REGCAP AVCC AVCC REGCAP AGND REF SELECT DB15/BYTE SEL AIN_8N AIN_8P AIN_7N AIN_6N AIN_7P AIN_6P AIN_5N AIN_5P AIN_4N AIN_4P AIN_3N AIN_3P AIN_2N AIN_2P AIN_1N AIN_1P DB1 DB2 DB3 DB4 DB5 DB6 VDRIVE DB7/DOUTA DB8/DOUTB AGND DB9/DOUTC DB10/DOUTD DB11 DB12 DB13 DB14/HBEN nPAR/SER/BYTE SEL nCS SGM51622S8 SGM51652S8      LQFP-10×10-64L         8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      4  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3430' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "PIN DESCRIPTION", "content": "PIN DESCRIPTION  PIN  NAME  TYPE (1)  FUNCTION  1, 37,   38, 48  AVCC  P  Analog Power Supply Pin. It is the power supply of analog front end and ADC core  circuit.  2, 26, 35,  40, 41, 47  AGND  P  Analog Ground Pin. All AGND pins must share the same system connection plane.  3  OS 0  DI  Oversampling Mode Setting Pins. They are logic input control pins. More details  please refer to Table 5 and Table 6.  4  OS 1  5  OS 2  6  nPAR/SER/  BYTE SEL  DI  Parallel/Serial/Byte Interface Setting Pin. It is a logic input. If it is set to logic low, the  parallel interface is enabled. If it is set to logic high, the serial interface is enabled.  To select byte parallel interface, set the pin to logic high and DB15/BYTE SEL pin to  logic high at the same time for a combined enable controlling (refer to Table 3).  If the chip works in serial mode, the nRD/SCLK pin is the serial interface clock input  pin. The DB7/DOUTA pin and DB8/DOUTB pin are combined together as two lane  serial interface data output pins. The DB[15:9] and DB[6:0] pins should be  connected to GND.  If the chip works in byte parallel interface mode, DB14 is used as the HBEN pin.  DB[7:0] is read out in two nRD read frame. The data format is high byte first.   7  nSTBY  DI  Standby Mode Setting Input Pin. This pin is a logic input pin. It works with the  RANGE pin together to determine whether the chip is going to enter standby mode  or shutdown mode. More details please refer to Table 2.  8  RANGE  DI  Analog Input Range Setting Pin. This pin is a logic input pin. If it is set to logic high,  the analog input range ±10V is set for all channels. If it is set to logic low, the analog  input range ±5V is set for all channels. Any change on the logic of the input range  setting pin takes effect immediately. It is strongly not recommended to change the  input range during a conversion or a consequences inputs scanning.  9  CONVST A  DI  Conversion Start Input Pin A and Conversion Start Input Pin B. They are logic input  pins. When the input logic from low to high, the input tracking and holding circuitry  stops sampling and changes to hold, and the ADC initiates a conversion.  CONVST A and CONVST B can be tied together for all channels sampling  simultaneously.  When the oversampling function is not enabled, CONVST A and CONVST B can be  used to control ADC conversion separately. CONVST A can be used to control  channel V1, V2, V3 and V4. CONVST B can be used to control channel V5, V6, V7  and V8.  10  CONVST B  11  RESET  DI  Reset Input Pin. An input from logic low to logic high, the rising edge of the input  signal triggers the reset action, and the high pulse must be held at least 50ns.   Reset input will terminate the ongoing ADC conversion. And the reset input also will  set the ADC output registers to all zero.  12  nRD/SCLK  DI  Multi-Function Pin nRD/SCLK. When the chip is in parallel interface mode, the  nRD/SCLK is active logic low. When the chip is in serial interface mode, the  nRD/SCLK is active logic low. The data on data bus are locked out on the rising  edge of SCLK. For more information, see the Conversion Control section.  13  nCS  DI  Chip Select Control Pin. This pin is active logic low. In serial interface mode, the  nCS is used as data frame signal, and the MSB of the serial output is shifted out on  the falling edge of nCS.       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      5  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  PIN DESCRIPTION (continued)  PIN  NAME  TYPE (1)  FUNCTION  14  BUSY  DO  Busy Indicator Output Pin. If there is a trigger rising edge of CONVST A or  CONVST B, this BUSY pin goes to high immediately. It does not go to low until all  the channels conversions have been completed. The falling edge of the BUSY pin  indicates that the conversion results are ready to read (it needs a reasonable time  delay t4).   Any data read operation must be finished before the next falling edge of BUSY  coming. During the high of BUSY, any ADC trigger signals of CONVST A and  CONVST B are ignored.  15  FRSTDATA  DO  Digital Indicator Output Pin. This pin is active high.   In parallel interface mode, the falling edge of nRD which is corresponded to read  V1 channel sets the FRSTDATA pin high, and the next following edge of nRD sets  the FRSTDATA pin low.   In serial interface mode, the falling edge of nCS sets the FRSTDATA pin high. In  the same read operation frame, the 16th SCLK falling edge sets the FRSTDATA pin  low.   If nCS is high, the FRSTDATA pin is in three-state.  16, 17, 18,  19, 20, 21,  22  DB0, DB1, DB2,  DB3, DB4, DB5,  DB6  DO  Parallel Interface Output Data Bits. In serial interface mode, these pins should be  connected to AGND.  23  VDRIVE  P  Login Interface Power Supply Pin.  24  DB7/DOUTA  DO  Multi-Function Pin, Parallel Interface Output Data Bit 7 (DB7)/Serial Interface Data  Output Pin (DOUTA).   In parallel interface mode, this pin works as DB7. In serial interface mode, this pin  works as DOUTA.  25  DB8/DOUTB  DO  Multi-Function Pin, Parallel Interface Output Data Bit 8 (DB8)/Serial Interface Data  Output Pin (DOUTB).   In parallel interface mode, this pin works as DB8. In serial interface mode, this pin  works as DOUTB.  27  DB9/DOUTC  DO  Multi-Function Pin, Parallel Interface Output Data Bit 9 (DB9)/Serial Interface Data  Output Pin (DOUTC).  In parallel interface mode, this pin works as DB9. In serial interface mode, this pin  works as DOUTC. DOUTC is only available for the SGM51652S8.  28  DB10/DOUTD  DO  Multi-Function Pin, Parallel Interface Output Data Bit 10 (DB10)/Serial Interface  Data Output Pin (DOUTD).   In parallel interface mode, this pin works as DB10. In serial interface mode, this pin  works as DOUTD. DOUTD is only available for the SGM51652S8.  29, 30,   31  DB11, DB12,  DB13  DO  Parallel Interface Output Data Bits.   In byte parallel interface mode and serial interface mode (nPAR/SER/BYTE SEL =  1), these pins should be connected to AGND.  32  DB14/HBEN  DO/DI  Multi-Function Pin, Parallel Interface Output Data Bit 14 (DB14)/High Byte Enable  (HBEN).  In parallel interface mode, this pin works as DB14. In parallel byte interface mode,  this pin is used to select if the most significant byte (MSB) or the least significant  byte (LSB) of the data is output first. If HBEN is set to high, MSB is first out. If  HBEN is set to low, LSB is first out. In serial mode, this pin should be tied to GND.       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      6  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  PIN DESCRIPTION (continued)  PIN  NAME  TYPE (1)  FUNCTION  33  DB15/  BYTE SEL  DO/DI  Multi-Function Pin, Parallel Interface Output Data Bit 15 (DB15)/Parallel Interface  Byte Mode Select (BYTE SEL).  In parallel interface mode, this pin works as DB15.  If nPAR/SER/BYTE SEL is set to high and DB15/BYTE SEL is set to low, the chip  works in serial interface mode. If nPAR/SER/BYTE SEL is set to high and  DB15/BYTE SEL is set to high, the chip works in parallel byte interface mode.  34  REF SELECT  DI  Internal/External Reference Selection Pin. This is a logic input pin. If it is set to  logic high, the internal reference is enabled. If it is set to logic low, an external  reference must be connected to the chip.  36, 39  REGCAP  P  Internal Regulator Decoupling Pins. Each pin needs a separate 1μF decoupling  capacitor connected to AGND.  42  REFIN/REFOUT  REF  Reference Input Pin (REFIN)/Reference Output Pin (REFOUT). A 10μF decoupling  capacitor needs to be connected between this pin and REFGND.  43, 46  REFGND  REF  Reference Ground Pins. These pins should be connected to AGND.  44, 45  REFCAPA,  REFCAPB  REF  Reference Buffer Output Sense Pins. These pins must be tied together. A 10μF  decoupling capacitor needs to be connected between these pins and AGND.  49  AIN_1P  AI  Channel 1 Positive Analog Input.   50  AIN_1N  AI  Channel 1 Negative Analog Input.  51  AIN_2P  AI  Channel 2 Positive Analog Input.  52  AIN_2N  AI  Channel 2 Negative Analog Input.  53  AIN_3P  AI  Channel 3 Positive Analog Input.  54  AIN_3N  AI  Channel 3 Negative Analog Input.  55  AIN_4P  AI  Channel 4 Positive Analog Input.  56  AIN_4N  AI  Channel 4 Negative Analog Input.   57  AIN_5P  AI  Channel 5 Positive Analog Input.  58  AIN_5N  AI  Channel 5 Negative Analog Input.  59  AIN_6P  AI  Channel 6 Positive Analog Input.  60  AIN_6N  AI  Channel 6 Negative Analog Input.  61  AIN_7P  AI  Channel 7 Positive Analog Input.  62  AIN_7N  AI  Channel 7 Negative Analog Input.  63  AIN_8P  AI  Channel 8 Positive Analog Input.  64  AIN_8N  AI  Channel 8 Negative Analog Input.    NOTE:   1. P = Power Supply, DI = Digital Input, DO = Digital Output, REF = Reference Input/Output, AI = Analog Input.             8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      7  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3431' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "ELECTRICAL CHARACTERISTICS", "content": "ELECTRICAL CHARACTERISTICS  (VREF = 2.5V external/internal, AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, TA = -40℃ to +125℃, typical values are at TA =  +25℃, unless otherwise noted.)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  Dynamic Performance (fIN = 1kHz sine wave, unless otherwise noted)  Signal-to-Noise Ratio (1)  SNR  Oversampling by 16,   ±10V range, fIN = 130Hz  SGM51622S8  90.5  93    dB  SGM51652S8  90  93.5    Oversampling by 16,   ±5V range, fIN = 130Hz  SGM51622S8  90.5  92.5    SGM51652S8  90  93    No oversampling,  ±10V range  SGM51622S8  86.8  90.2    SGM51652S8  85.4  89.2    No oversampling,   ±5V range  SGM51622S8  86.8  89.5    SGM51652S8  85.4  88.9    Signal-to-Noise + Distortion  SINAD  No oversampling,   ±10V range  SGM51622S8  86.5  90    dB  SGM51652S8  85  88.8    No oversampling,   ±5V range  SGM51622S8  86.5  89.3    SGM51652S8  85  88.5    Dynamic Range    No oversampling,   ±10V range  SGM51622S8    99.5    dB  SGM51652S8    100    No oversampling,   ±5V range  SGM51622S8    99    SGM51652S8    98    Total Harmonic Distortion  THD  SGM51622S8    -105    dB  SGM51652S8    -99    Spurious Free Dynamic Range  SFDR  SGM51622S8    -109    dB  SGM51652S8    -104    Intermodulation Distortion  IMD  fA = 1kHz, fB = 1.1kHz, second-order terms    -115    dB  fA = 1kHz, fB = 1.1kHz, third-order terms    -105    Channel-to-Channel Isolation    fIN on unselected channels up to 160kHz    -94    dB  Analog Input Filter  Full Power Bandwidth  BW  -3dB  ±10V range    24    kHz  ±5V range    24    -0.1dB  ±10V range    4    ±5V range    4    DC Accuracy  Resolution    No missing codes  16      Bits  Integral Nonlinearity (2)  INL  SGM51622S8  -3.5  ±1.5  3.5  LSB  SGM51652S8  -4  ±1.5  4  Differential Nonlinearity  DNL  SGM51622S8  -0.99  +1/-0.65  2.5  LSB (3)  SGM51652S8  -0.99  +1.5/-0.8  3.5  Total Unadjusted Error  TUE  ±10V range    ±22    LSB  ±5V range    ±22    Positive Full-Scale Error (4)    External reference    ±20  ±66  LSB  Internal reference    ±20  ±130       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      8  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  ELECTRICAL CHARACTERISTICS (continued)  (VREF = 2.5V external/internal, AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, TA = -40℃ to +125℃, typical values are at TA =  +25℃, unless otherwise noted.)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  DC Accuracy  Positive Full-Scale Error Drift    External reference    2    ppm/℃  Internal reference    10    Positive Full-Scale Error Matching    ±10V range    10  32  LSB  ±5V range    10  32  Bipolar Zero-Code Error (5)    ±10V range    ±1  ±12  LSB  ± 5V range    ±1  ±12  Bipolar Zero-Code Error Drift    ±10V range    6    µV/℃  ± 5V range    4    Bipolar Zero-Code Error Matching    ±10V range    2  12  LSB  ±5V range    3  12  Negative Full-Scale Error (4)    External reference    ±20  ±66  LSB  Internal reference    ±20  ±130  Negative Full-Scale Error Drift    External reference    2    ppm/℃  Internal reference    10    Negative Full-Scale Error Matching    ±10V range    10  32  LSB  ±5V range    10  32  Analog Input  Input Voltage Ranges  VIN  RANGE = 1      ±10  V  RANGE = 0      ±5  Analog Input Current    10V    7.00    µA  5V    2.60    Input Capacitance (6)  CIN      5    pF  Input Impedance  RIN  See the Analog Input section    1    MΩ  Input Over-Voltage Protection  Over-Voltage Protection Voltage  VOVP  AVCC = 5V, all input ranges  -20    20  V  AVCC = floating, all input ranges  -11    11  V  Reference Input/Output  Reference Input Voltage Range  VREF  See the ADC Transfer Function section  2.475  2.5  2.525  V  DC Leakage Current        0.02  0.5  µA  Input Capacitance (6)    REF SELECT = 1    6    pF  Reference Output Voltage    REFIN/REFOUT    2.5    V  Reference Temperature Coefficient (7)        8    ppm/℃  Logic Inputs  Input High Voltage  VIH    0.8 ×  VDRIVE      V  Input Low Voltage  VIL        0.2 ×  VDRIVE  V  Input Current  IIN      ±0.1  1  µA  Input Capacitance (6)  CIN      5    pF       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      9  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  ELECTRICAL CHARACTERISTICS (continued)  (VREF = 2.5V external/internal, AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, TA = -40℃ to +125℃, typical values are at TA =  +25℃, unless otherwise noted.)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  Logic Outputs  Output High Voltage  VOH  ISOURCE = 100µA  VDRIVE -  0.2      V  Output Low Voltage  VOL  ISINK = 100µA      0.2  V  Floating-State Leakage Current        ±0.1  1  µA  Floating-State Output Capacitance (6)        5    pF  Output Coding      Two's complement    Conversion Rate  Conversion Time  tCONV  SGM51622S8    2    µs  SGM51652S8    1    Track-and-Hold Acquisition Time  tACQ  SGM51622S8    2    µs  SGM51652S8    1    Throughput Rate    Per channel,   all eight channels  included  SGM51622S8      250  kSPS  SGM51652S8      500  Power Requirements  Analog Supply Voltage  AVCC    4.75    5.25  V  Digital I/O Supply Voltage  VDRIVE    1.65    AVCC  V  Supply Current  ITOTAL  Digital inputs = 0V  or VDRIVE  Normal mode (static)    22.2  35  mA  Normal mode  (operational) (8),  fSAMPLE = 250kSPS    34  47  mA  Normal mode  (operational) (8),  fSAMPLE = 500kSPS    43.5  56  mA  Standby mode    8.9  14  mA  Shutdown mode    15  40  µA  Power Dissipation  Power Dissipation  PD  Normal mode (static)    111  185  mW  Normal mode (operational) (8),  fSAMPLE = 250kSPS    170  247  mW  Normal mode (operational) (8),  fSAMPLE = 500kSPS    218  294  mW  Standby mode    45  75  mW  Shutdown mode    75  210  µW    NOTES:  1. This applies to read during a conversion or after a conversion. When reading during a conversion in parallel mode, the SNR is  typically reduced by 2dB and THD by 1dB.  2. This is best-fit INL.  3. LSB = Least Significant Bit. 1LSB = 152.58μV in the ±5V input range. 1LSB = 305.175μV in the ±10V input range.  4. These include the full temperature range variation and contribution from the internal reference buffer, but exclude the error  contribution from the external reference.  5. Bipolar zero-code error is calculated with respect to the analog input voltage. Refer to the Analog Input Clamp Protection  section.   6. Test samples at initial release to ensure compliance.   7. The way to determine temperature drift is the box method.  8. The operational power/current figure includes the contribution when operating in oversampling mode.   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      10  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3432' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "TIMING SPECIFICATIONS", "content": "TIMING SPECIFICATIONS  (AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, VREF = 2.5V external reference/internal reference, TA = -40℃ to +125℃, unless  otherwise noted.) (1)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  Parallel/Serial/Byte Mode  1/Throughput Rate  t4/tCYCLE  Reading during or after  conversion: parallel mode,  VDRIVE = 1.65V to 5.25V;  serial mode, DOUTA and  DOUTB lines, VDRIVE = 4.75V  to 5.25V  SGM51622S8      4  µs  Reading during or after  conversion: parallel mode,  VDRIVE = 1.65V to 5.25V;  serial mode, DOUTA, DOUTB,  DOUTC and DOUTD lines,  VDRIVE = 4.75V to 5.25V  SGM51652S8      2  Serial mode, reading after  a conversion,   VDRIVE = 3.3V  SGM51622S8      5.4  SGM51652S8      2.8  Serial mode, reading after  a conversion,   VDRIVE = 2.7V  SGM51622S8      5.7  SGM51652S8      3  Serial mode, reading after  a conversion,   VDRIVE = 2.3V  SGM51622S8      6.1  SGM51652S8      3.2  Serial mode, reading after  a conversion,   VDRIVE = 1.65V  SGM51622S8      8  SGM51652S8      4.2  Conversion Time  tCONV  Oversampling off  SGM51622S8  1.8  2.0  2.1  µs  SGM51652S8  0.8  1  1.15  Oversampling by 2  SGM51622S8  5.5  5.8  6.2  SGM51652S8  2.5  2.9  3.2  Oversampling by 4  SGM51622S8  12.6  13.4  14  SGM51652S8  6.0  6.7  7.5  Oversampling by 8  SGM51622S8  27.5  28.6  29.5  SGM51652S8  13.0  14.3  15.0  Oversampling by 16  SGM51622S8  57.5  59.0  60.5  SGM51652S8  27.0  29.5  30.5  Oversampling by 32  SGM51622S8  118  120  122  SGM51652S8  58  60  62  Oversampling by 64  SGM51622S8  240  242  245  SGM51652S8  117  121  123  nSTBY Rising Edge to CONVST x Rising  Edge, Power-Up Time from Standby Mode  tWAKE-UP STANDBY      200    µs  nSTBY Rising Edge to CONVST x Rising  Edge, Power-Up Time from Shutdown  Mode  tWAKE-UP SHUTDOWN  Internal reference    23    ms  External reference    20    RESET High Pulse Width  t1    50      ns  BUSY to OS x Pin Setup Time  tOS_SETUP    50      ns  BUSY to OS x Pin Hold Time  tOS_HOLD    25      ns  CONVST x High to BUSY High  t6        40  ns  Minimum CONVST x Low Pulse  t3    25      ns  Minimum CONVST x high pulse  t5    25      ns       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      11  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TIMING SPECIFICATIONS (continued)  (AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, VREF = 2.5V external reference/internal reference, TA = -40℃ to +125℃, unless  otherwise noted.) (1)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  BUSY Falling Edge to nCS Falling Edge Setup  Time  t7    0      ns  Maximum Delay Allowed between CONVST A  and CONVST B Rising Edges (2)  t30        0.5  ms  Minimum Time between Last nCS Rising Edge  and BUSY Falling Edge  t8    50      ns  Minimum Delay between RESET Low to  CONVST x Low  t2    25      ns  Parallel/Byte Read Operation  nCS to nRD Setup Time  t9    0      ns  nCS to nRD Hold Time  t12    0      ns  nRD Low Pulse Width  t10  VDRIVE above 4.75V  16      ns  VDRIVE above 3.3V  20      VDRIVE above 2.7V  22      VDRIVE above 2.3V  22      VDRIVE above 1.65V  35      nRD High Pulse Width  t11    16      ns  nCS High Pulse Width, nCS and nRD Linked  t29  See Figure 4  16      ns  Delay from nCS until DB[15:0] Three-State  Disabled  t13  VDRIVE above 4.75V      16  ns  VDRIVE above 3.3V      20  VDRIVE above 2.7V      22  VDRIVE above 2.3V      22  VDRIVE above 1.65V      35  Data Access Time after nRD Falling Edge (3)  t14  VDRIVE above 4.75V      16  ns  VDRIVE above 3.3V      20  VDRIVE above 2.7V      22  VDRIVE above 2.3V      22  VDRIVE above 1.65V      35  Data Hold Time after nRD Falling Edge  t31    6      ns  nCS to DB[15:0] Hold Time  t32    6      ns  Delay from nCS Rising Edge to DB[15:0]  Three-State Enabled  t33        25  ns  Serial Read Operation  Frequency of Serial Read Clock  fSCLK  VDRIVE above 4.75V      36  MHz  VDRIVE above 3.3V      28  VDRIVE above 2.7V      25  VDRIVE above 2.3V      23  VDRIVE above 1.65V      12  Delay from nCS until DOUTx Three-State  Disabled/Delay from nCS until MSB Valid  t22  VDRIVE above 4.75V      14  ns  VDRIVE above 3.3V      18  VDRIVE above 2.7V      20  VDRIVE above 2.3V      22  VDRIVE above 1.65V      33       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      12  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TIMING SPECIFICATIONS (continued)  (AVCC = 4.75V to 5.25V, VDRIVE = 1.65V to 5.25V, VREF = 2.5V external reference/internal reference, TA = -40℃ to +125℃, unless  otherwise noted.) (1)    PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  Serial Read Operation  Data Access Time after SCLK Rising Edge (3)  t23  VDRIVE above 4.75V      14  ns  VDRIVE above 3.3V      18  VDRIVE above 2.7V      20  VDRIVE above 2.3V      22  VDRIVE above 1.65V      33  SCLK Low Pulse Width  t21    0.4 × tSCLK      ns  SCLK High Pulse Width  t20    0.4 × tSCLK      ns  SCLK Rising Edge to DOUTx Valid Hold Time  t24    6      ns  nCS Rising Edge to DOUTx Three-State  Enabled  t25        25  ns  FRSTDATA Operation  Delay from nCS Falling Edge until FRSTDATA  Three-State Disabled  t16  VDRIVE above 4.75V      15  ns  VDRIVE above 3.3V      20  VDRIVE above 2.7V      25  VDRIVE above 2.3V      25  VDRIVE above 1.65V      30  Delay from nCS Falling Edge until FRSTDATA  High, Serial Mode  t26  VDRIVE above 4.75V      15  ns  VDRIVE above 3.3V      20  VDRIVE above 2.7V      25  VDRIVE above 2.3V      25  VDRIVE above 1.65V      30  Delay from nRD Falling Edge to FRSTDATA  High  t17  VDRIVE above 4.75V      15  ns  VDRIVE above 3.3V      20  VDRIVE above 2.7V      25  VDRIVE above 2.3V      25  VDRIVE above 1.65V      30  Delay from nRD Falling Edge to FRSTDATA  Low  t18  VDRIVE = 3.3V to 5.25V      20  ns  VDRIVE = 1.65V to 3.3V      30  Delay from 16th SCLK Falling Edge to  FRSTDATA Low  t27  VDRIVE = 3.3V to 5.25V      20  ns  VDRIVE = 1.65V to 3.3V      30  Delay from nCS Rising Edge until FRSTDATA  Three-State Enabled  t19        25  ns    NOTES:  1. Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5ns (10% to 90% of  VDRIVE) and timed from a voltage level of 1.6V.  2. The delay between the CONVST x signals was measured as the maximum time allowed while ensuring a < 10LSB  performance matching between channel sets.   3. A buffer is used on the data output pins for these measurements, which is equivalent to a 20pF load on the output pins.       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      13  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3433' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "TIMING DIAGRAMS", "content": "TIMING DIAGRAMS  t4 t5 t6 t1 t3 CONVST A,  CONVST B CONVST A,  CONVST B BUSY nCS RESET DB[15:0],or DB[7:0],  or  DOUTx t2 t7 t30     Figure 1. CONVST Timing (Reading after a Conversion)    t4 t5 t6 t1 t3 CONVST A,  CONVST B CONVST A,  CONVST B BUSY nCS RESET DB[15:0],or DB[7:0],  or  DOUTx t2 t8 t30     Figure 2. CONVST Timing (Reading during a Conversion)    nCS nRD DATA: DB[15:0] FRSTDATA t9 t10 t11 t19 t13 t16 t17 t18 t12 t14 V1 V2 V3 V4 V7 V8 t32 t33 Invalid t31     Figure 3. Parallel Mode, Separate nCS and nRD Pulses     8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      14  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TIMING DIAGRAMS (continued)  nRD and nCS DATA: DB[15:0] FRSTDATA t10 t29 t19 t13 t17 t18 t32 t33 V1 V2 V7 V8     Figure 4. nCS and nRD, Linked Parallel Mode      nCS SCLK DOUTx DB14 DB15 t20 DB0 FRSTDATA t22 t25 DB1 t21 t23 t24 t27 t26 t19     Figure 5. Serial Read Operation (Channel 1)      nCS nRD DATA: DB[15:0] FRSTDATA t9 t10 t11 t19 t13 t16 t17 t18 t12 t14 V1 High Byte V1 Low Byte VX VX V8 High Byte V8 Low Byte t32 t17 Invalid     Figure 6. BYTE Mode Read Operation       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      15  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3434' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "TYPICAL PERFORMANCE CHARACTERISTICS", "content": "TYPICAL PERFORMANCE CHARACTERISTICS           SGM51622S8 FFT Plot, ±5V Range        SGM51652S8 FFT Plot, ±5V Range           SGM51622S8 FFT Plot, ±10V Range       SGM51652S8 FFT Plot, ±10V Range           SGM51622S8 FFT Plot Oversampling by 16, ±10V Range       SGM51652S8 FFT Plot Oversampling by 32, ±10V Range          -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 30000 60000 90000 120000 150000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±5V Range  fSAMPLE = 250kSPS  fIN = 1kHz  16384 Point FFT  SNR = 89.67dB  THD = -102.74dB    -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 50000 100000 150000 200000 250000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±5V Range  fSAMPLE = 500kSPS  fIN = 1kHz  16384 Point FFT  SNR = 89.65dB  THD = -99.84dB    -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 30000 60000 90000 120000 150000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 250kSPS  fIN = 1kHz  16384 Point FFT  SNR = 90.1dB  THD = -105.06dB    -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 50000 100000 150000 200000 250000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 500kSPS  fIN = 1kHz  16384 Point FFT  SNR = 90.21dB  THD = -99.77dB    -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 2000 4000 6000 8000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 15.625kSPS  OSR = 16, fIN = 100Hz  16384 Point FFT  SNR = 93.99dB, THD = -105.67dB    -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 0 2000 4000 6000 8000 Amplitude (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 15.625kSPS  OSR = 32, fIN = 100Hz  16384 Point FFT  SNR = 94.45dB, THD = -102.19dB     8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      16  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           SGM51622S8 Typical DNL, ±5V Range       SGM51622S8 Typical DNL, ±10V Range           SGM51652S8 Typical DNL, ±5V Range        SGM51652S8 Typical DNL, ±10V Range           SGM51622S8 Typical INL, ±5V Range       SGM51622S8 Typical INL, ±10V Range          0   8192   16384  24576  32768  40960  49152  57344  65535  1    0.8    0.6    0.4    0.2    0    -0.2    -0.4    -0.6    -0.8    -1  Code  DNL (LSB)  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  1    0.8    0.6    0.4    0.2    0    -0.2    -0.4    -0.6    -0.8    -1  DNL (LSB)  ±5V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  ±10V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  1.8    1.4    1    0.6    0.2      -0.2      -0.6      -1  DNL (LSB)  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  1.8    1.4    1    0.6    0.2      -0.2      -0.6      -1  DNL (LSB)  ±5V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  ±10V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  2    1.5    1    0.5      0    -0.5      -1      -1.5      -2  INL (LSB)  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  INL (LSB)  1.5    1    0.5    0      -0.5      -1      -1.5  ±5V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  ±10V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      17  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           SGM51652S8 Typical INL, ±5V Range       SGM51652S8 Typical INL, ±10V Range           REFCAP Voltage vs. Temperature       REFOUT Voltage vs. Temperature           PFS Error vs. Temperature       PFS Error vs. Temperature          3.998 3.999 4.000 4.001 4.002 4.003 4.004 4.005 4.006 4.007 -40 -25 -10 5 20 35 50 65 80 95 110 125 REFCAP Voltage (V)  Temperature (℃)  2.498 2.499 2.500 2.501 2.502 2.503 2.504 2.505 2.506 -40 -25 -10 5 20 35 50 65 80 95 110 125 REFOUT Voltage (V)  Temperature (℃)  -15 -10 -5 0 5 10 -40 -25 -10 5 20 35 50 65 80 95 110 125 PFS Error (LSB)  Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    -15 -10 -5 0 5 10 15 -40 -25 -10 5 20 35 50 65 80 95 110 125 PFS Error (LSB)  Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference    2    1.5    1    0.5      0    -0.5      -1      -1.5      -2  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  INL (LSB)  2    1.5    1    0.5      0    -0.5      -1      -1.5      -2  INL (LSB)  0   8192   16384  24576  32768  40960  49152  57344  65535  Code  ±5V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference  ±10V Range  AVCC, VDRIVE = 5V, TA = +25℃  Internal Reference   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      18  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           NFS Error vs. Temperature       NFS Error vs. Temperature           PFS Error Matching vs. Temperature        PFS Error Matching vs. Temperature           NFS Error Matching vs. Temperature       NFS Error Matching vs. Temperature          -10 -5 0 5 10 15 20 -40 -25 -10 5 20 35 50 65 80 95 110 125 NFS Error (LSB)  Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    -10 -5 0 5 10 15 20 -40 -25 -10 5 20 35 50 65 80 95 110 125 NFS Error (LSB)  Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference    -4 -2 0 2 4 6 -40 -25 -10 5 20 35 50 65 80 95 110 125 PFS Error Matching (LSB)  Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    -4 -2 0 2 4 6 8 -40 -25 -10 5 20 35 50 65 80 95 110 125 PFS Error Matching (LSB)  Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference    -6 -4 -2 0 2 4 6 8 -40 -25 -10 5 20 35 50 65 80 95 110 125 NFS Error Matching (LSB)  Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    -6 -4 -2 0 2 4 6 8 -40 -25 -10 5 20 35 50 65 80 95 110 125 NFS Error Matching (LSB)  Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference     8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      19  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           Bipolar Zero-Code Error vs. Temperature       Bipolar Zero-Code Error vs. Temperature           Bipolar Zero-Code Error Matching vs. Temperature       Bipolar Zero-Code Error Matching vs. Temperature           Input I-V Characteristic across Temperature       Input Current vs. Input Voltage          -6 -4 -2 0 2 4 6 -40 -25 -10 5 20 35 50 65 80 95 110 125 Bipolar Zero-Code Error (LSB)  Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    -5 -4 -3 -2 -1 0 1 2 3 4 5 -40 -25 -10 5 20 35 50 65 80 95 110 125 Bipolar Zero-Code Error (LSB)  Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference    -3 -2 -1 0 1 2 3 4 5 6 7 8 -40 -25 -10 5 20 35 50 65 80 95 110 125 Temperature (℃)  ±5V Range  AVCC, VDRIVE = 5V  External Reference    Bipolar Zero-Code Error  Matching (LSB)    -2 -1 0 1 2 3 4 5 6 7 -40 -25 -10 5 20 35 50 65 80 95 110 125 Temperature (℃)  ±10V Range  AVCC, VDRIVE = 5V  External Reference    Bipolar Zero-Code Error  Matching (LSB)    -12 -10 -8 -6 -4 -2 0 2 4 6 8 -10 -8 -6 -4 -2 0 2 4 6 8 10 Input Current (μA)  Input Voltage (V)  AVCC, VDRIVE = 5V  TA = +125℃  TA = +25℃  TA = -40℃    -50 -40 -30 -20 -10 0 10 20 30 40 50 -25 -20 -15 -10 -5 0 5 10 15 20 25 Input Current (mA)  Input Voltage (V)  AVCC = VDRIVE = 5V  TA = +25℃   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      20  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           SGM51622S8 SNR vs. Input Frequency       SGM51652S8 SNR vs. Input Frequency           SGM51622S8 SNR vs. Input Frequency       SGM51652S8 SNR vs. Input Frequency      SGM51622S8 Power Supply Rejection Ratio vs. Noise Frequency  SGM51652S8 Power Supply Rejection Ratio vs. Noise Frequency          50 60 70 80 90 100 110 120 100 1000 10000 100000 SNR (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference, TA = +25℃  ±5V Range  fSAMPLE Changes with OS Rate  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  50 60 70 80 90 100 110 120 100 1000 10000 100000 SNR (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference, TA = +25℃  ±5V Range  fSAMPLE Changes with OS Rate  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  50 60 70 80 90 100 110 120 100 1000 10000 100000 SNR (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference, TA = +25℃  ±10V Range  fSAMPLE Changes with OS Rate  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  50 60 70 80 90 100 110 120 100 1000 10000 100000 SNR (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference, TA = +25℃  ±10V Range  fSAMPLE Changes with OS Rate  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  -120 -110 -100 -90 -80 -70 -60 0 50 100 150 200 Power Supply Rejection Ratio (dB)  AVCC Noise Frequency (kHz)  AVCC, VDRIVE = 5V  Internal Reference  fSAMPLE = 250kSPS  TA = +25℃  Recommended Decoupling Used    ±10V Range  ±5V Range  -120 -110 -100 -90 -80 -70 -60 0 50 100 150 200 Power Supply Rejection Ratio (dB)  AVCC Noise Frequency (kHz)  AVCC, VDRIVE = 5V  Internal Reference  fSAMPLE = 500kSPS  TA = +25℃  Recommended Decoupling Used    ±10V Range  ±5V Range   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      21  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           SGM51622S8 THD vs. Input Frequency        SGM51652S8 THD vs. Input Frequency           SGM51622S8 THD vs. Input Frequency       SGM51652S8 THD vs. Input Frequency      SGM51622S8 Channel-to-Channel Isolation vs. Noise Frequency  SGM51652S8 Channel-to-Channel Isolation vs. Noise Frequency            70 80 90 100 110 120 100 1000 10000 100000 THD (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±5V Range  fSAMPLE = 250kSPS  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  70 80 90 100 110 120 100 1000 10000 100000 THD (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±5V Range  fSAMPLE = 500kSPS  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  70 80 90 100 110 120 100 1000 10000 100000 THD (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 250kSPS  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  70 80 90 100 110 120 100 1000 10000 100000 THD (dB)  Input Frequency (Hz)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 500kSPS  No OS  OSR = 2  OSR = 4  OSR = 8  OSR = 16  OSR = 32  OSR = 64  -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 0 20 40 60 80 100 120 140 160 Channel-to-Channel Isolation (dB)  Noise Frequency (kHz)  AVCC, VDRIVE = 5V  Internal Reference  fSAMPLE = 250kSPS  TA = +25℃  Recommended Decoupling Used  Interfered on All Unselected Channels    ±10V Range  ±5V Range  -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 0 20 40 60 80 100 120 140 160 Channel-to-Channel Isolation (dB)  Noise Frequency (kHz)  AVCC, VDRIVE = 5V  Internal Reference  fSAMPLE = 500kSPS  TA = +25℃  Recommended Decoupling Used  Interfered on All Unselected Channels    ±10V Range  ±5V Range   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      22  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  TYPICAL PERFORMANCE CHARACTERISTICS (continued)           SGM51622S8 Dynamic Range vs. Oversampling Rate       SGM51652S8 Dynamic Range vs. Oversampling Rate           Supply Current vs. Oversampling Rate                     70 80 90 100 110 120 130 Dynamic Range (dB)  Oversampling Ratio  AVCC, VDRIVE = 5V  Internal Reference  TA = +25℃  fSAMPLE Varies with OS Rate    ±10V Range    ±5V Range    OFF     OS2      OS4       OS8     OS16    OS32    OS64  70 80 90 100 110 120 130 Dynamic Range (dB)  Oversampling Ratio  AVCC, VDRIVE = 5V  Internal Reference  TA = +25℃  fSAMPLE Varies with OS Rate    ±10V Range    ±5V Range    OFF     OS2      OS4       OS8     OS16    OS32    OS64  0 5 10 15 20 25 30 35 40 45 AVCC Supply Current (mA)  Oversmpling Ratio  AVCC, VDRIVE = 5V  Internal Reference  TA = +25℃  fSAMPLE Varies with OS Rate    SGM51652S8    SGM51622S8    OFF     OS2      OS4       OS8     OS16    OS32    OS64   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      23  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3435' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "FUNCTIONAL BLOCK DIAGRAM", "content": "FUNCTIONAL BLOCK DIAGRAM  Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Second- Order LPF Clamp Clamp T/H 1MΩ 1MΩ + - RFB RFB Control Inputs REFIN/REFOUT REF SELECT AGND OS 2 OS 1 OS 0 DOUTA DOUTB nRD/SCLK nCS nPAR/SER/BYTE SEL VDRIVE DB[15:0] BUSY FRSTDATA AVCC AVCC REGCAP REGCAP REFCAPB REFCAPA AGND CONVST A CONVST B RESET RANGE AIN_1P AIN_1N 2.5V REF Serial Parallel CLK OSC SGM51622S8 SGM51652S8 Digital  Filter Parallel/ Serial  Interface 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR 16-Bit  SAR AIN_2P AIN_2N AIN_3P AIN_3N AIN_4P AIN_4N AIN_5P AIN_5N AIN_6P AIN_6N AIN_7P AIN_7N AIN_8P AIN_8N 4.75V  LDO 4.75V  LDO DOUTC (1) DOUTD (1) Serial NOTE: 1. DOUTC and DOUTD are only available for the SGM51652S8.     Figure 7. Block Diagram       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      24  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3436' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "DETAILED DESCRIPTION", "content": "DETAILED DESCRIPTION  Converter Details  The SGM51622S8 and SGM51652S8 are unipolar 5V supply  SAR ADCs. They support true bipolar signal input. The  SGM51622S8 can perform all eight channels simultaneously  sampling at speed of 250kHz, while the SGM51652S8 can  perform all eight channels simultaneously sampling at speed  of 500kHz.    Analog Input  Analog Input Ranges  The ADC input range is selected by setting the logic voltage  of the RANGE pin. If the pin is set to logic high, the ±10V  input range is selected for all channels. If the pin is set to logic  low, the ±5V input range is selected for all channels.   It is suggested that the input range pin should be set by  hardware pull-up or pull-down. After the system is powered  up, a reset pulse must be issued to ensure that the input  range is correctly set for all channels.  When in the power-down mode, it is recommended to  connect the analog inputs to GND.    Analog Input Impedance  The input impedance of each channel is 1MΩ.    Analog Input Clamp Protection  The chip has the input over-voltage protection (OVP) circuit.  Table 1 shows these characteristics.    Table 1. Input Over-Voltage Protection Limits when AVCC =  5V (1)    Input Condition  (VOVP = ±20V)  ADC  Output  Comments  |VIN| < |VRANGE|  Valid  Work normally.  |VRANGE| < |VIN| < |VOVP|  Saturated  ADC output is saturated,  and the internal protection  circuits are on.  |VIN| > |VOVP|  Saturated  This may damage the chip.    NOTE:   1. AGND = 0V, |VRANGE| is the maximum input voltage for any  selected input range, and |VOVP| is the break-down voltage for  the internal OVP circuit. Assume that RS is approximately 0Ω.    In the following condition, the input signal is applied before  the analog AVCC is powered on or the input signal is applied  and keep analog AVCC floating, the input OVP circuits will be  on. And if the input voltage exceeds |VOVP|, the chip may be  damaged.  1MΩ 1MΩ AIN_P AIN_N VB ESD AVCC D1P D2P AVCC D1n D2n V- V+ VOUT RFB ESD RDC AGND AVCC Input  Source     Figure 8. Analog Input Equivalent Circuitry    Analog Input Antialiasing Filter  The SGM51622S8 and SGM51652S8 have an internal  second-order low pass filter in front of ADC core. If ±5V input  range is selected, the -3dB bandwidth is about 24kHz. If ±10V  input range is selected, the -3dB bandwidth is about 24kHz.     ±10V Range 0.1dB 3dB -40℃  +25℃  +125℃  4027Hz 4027Hz 4029Hz 24,034Hz 24,034Hz 24,046Hz ±5V Range 0.1dB 3dB -40℃  +25℃  +125℃  4023Hz 4023Hz 4024Hz 24,009Hz 24,009Hz 24,020Hz Input Frequency (Hz) Attenuation (dB) AVCC, VDRIVE = 5V TA = +25℃     Figure 9. Analog Antialiasing Filter Frequency Response    Input Frequency (Hz) Group Delay (μs) AVCC, VDRIVE = 5V TA = +25℃     Figure 10. Analog Antialiasing Filter Phase Response       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      25  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  Track-and-Hold Amplifiers  This section briefly introduces how the device works and  interfaces with the host controller.  Figure 11 shows the timing marks, there are three events T1  ~ T3.  T1: On the rising edge of CONVST x, the input signals are  simultaneously sampled by the device.   T2: The device starts converting of all the input signals, the  conversion is driven by internal clock.  T3: After all conversions are completed, the BUSY goes to  low. On the following edge of BUSY, the device goes to  tracking mode.  T4: On a new rising edge of CONVST x, a new conversion  cycle is started.    ADC Transfer Function  The chip output code is in twos complement format. The ideal  transfer function of SGM51622S8/SGM51652S8 is shown in  Figure 12.    t4 t5 CONVST A,  CONVST B BUSY nCS RESET DB[15:0],or DB[7:0],  or  DOUTx t7 T1 T3 T4 T2     Figure 11. Timing Diagram of Device Operation    -FS + 1/2LSB 0V - 1/2LSB +FS - 3/2LSB 011...111 011...110 000...001 000...000 111...111 100...010 100...001 100...000 LSB =  +FS - (-FS) 216 ADC Code Analog Input ±10V Code = × 32768 × REF 2.5V VIN 10V ±5V Code = × 32768 × REF 2.5V VIN 5V ±10V Range ±5V Range ±10V ±5V 0V 0V -10V -5V 305μV 152μV +FS -FS Mid-Scale LSB     NOTE:  The LSB size depends on the selected analog input range.    Figure 12. SGM51622S8/SGM51652S8 Transfer Characteristics     8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      26  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  Internal/External Reference  The SGM51622S8 and SGM51652S8 have an internal 2.5V  on-chip reference. They can work with internal reference or  external reference. To use internal reference or external  reference is decided by REF SELECT pin. When this pin is  set to logic high, the internal reference is enabled. When this  pin is set to logic low, the internal reference is disabled and an  external 2.5V reference must be applied.  After a reset, the chip refreshes the reference selection status.  It is decided by the REF SELECT pin setting.  For both the internal reference and the external reference, the  chip needs decoupling capacitor on the REFIN/REFOUT pin.  At the same time, the REFCAPA and REFCAPB must be tied  together. And a typical decoupling 10μF capacitor must be  applied between this pin and REFGND pin.    External Reference Mode  An external reference chip SGM4029-2.5 is used to drive  three pieces of ADCs. A demo circuit connection is shown in  Figure 13.    Internal Reference Mode   In a multi-chip system, one SGM51622S8 or SGM51652S8  on-chip reference can be configured as output, the other chip  can be configured as external reference input mode. A demo  circuit connection is shown in Figure 14.      SGM4029-2.5 SGM51622S8 100nF 100nF 100nF 10μF REF SELECT REFIN/REFOUT REF SELECT REFIN/REFOUT REF SELECT REFIN/REFOUT SGM51652S8 SGM51622S8 SGM51652S8 SGM51622S8 SGM51652S8     Figure 13. Single External Reference Driving Multiple SGM51622S8/SGM51652S8 REFIN Pins      SGM51622S8 10μF 100nF 100nF VDRIVE REF SELECT REFIN/REFOUT REF SELECT REFIN/REFOUT REF SELECT REFIN/REFOUT SGM51652S8 SGM51622S8 SGM51652S8 SGM51622S8 SGM51652S8     Figure 14. Internal Reference Driving Multiple SGM51622S8/SGM51652S8 REFIN Pins       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      27  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  Typical Connection Diagram  A typical connection circuit is shown in Figure 15. Note that all  power supply pins and reference pins should be decoupled by  the decoupling capacitors.   After the system is powered up, a reset should be issued to  the chip to ensure all hardware setting is configured correctly.    Power-Down Modes  The SGM51622S8 and SGM51652S8 support two low power  modes, standby mode and shutdown mode. Table 2 shows  how to configure the chip into according mode.  In standby mode, the chip only powers down the input buffer  amplifier and ADC core. The current consumption is about  8.9mA. To quit the standby mode, the wake-up time is about  200μs.  In shutdown mode, the chip powers down all the internal  circuits. The current consumption is about 15μA. To quit the  shutdown mode, a RESET signal must be applied. The  wake-up time is about 23ms.  Table 2. Power-Down Mode Selection  Power-Down Mode  nSTBY  RANGE  Standby  0  1  Shutdown  0  0        Analog Supply Voltage  5V (1) 1μF 10μF 100nF 100nF 10μF REFIN/REFOUT REGCAP (2) AVCC VDRIVE Digital Supply Voltage  1.65V to 5.25V Parallel  Interface VDRIVE VDRIVE DB0 to DB15 CONVST A, CONVST B nCS nRD BUSY RESET OS 2 OS 1 OS 0 REF SELECT nPAR/SER/BYTE SEL RANGE nSTBY REFCAPA REFCAPB REFGND AIN_1P AIN_1N AGND Microprocessor  or FPGA SGM51622S8 SGM51652S8 NOTES: 1. At least one decoupling capacitor should be applied to each AVCC pin (pin 1, pin 37, pin 38, pin 48).  2. At least one decoupling capacitor should be applied to each REGCAP pin (pin 36, pin 39). AIN_2P AIN_2N AIN_3P AIN_3N AIN_4P AIN_4N AIN_5P AIN_5N AIN_6P AIN_6N AIN_7P AIN_7N AIN_8P AIN_8N AIN1 to AIN8 Input  Channels     Figure 15. Typical Connection Diagram         8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      28  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  Conversion Control  Simultaneous Sampling on All Analog Input Channels  To sample and convert all 8 input channels simultaneously,  CONVST A and CONVST B can be tied together.    Simultaneously Sampling Two Sets of Channels  CONVST A controls the sampling and conversion of V1 to V4  channel. CONVST B controls the sampling and conversion of  V5 to V8 channel.   In a conversion process cycle, after both CONVST A and  CONVST B rising edges have been issued, then BUSY goes  high indicates that ADC is doing conversion. The data  readout is no different with the operating of CONVST A and  CONVST B tied together.  Note that all unused input channels should be tied to system  ground (AGND).    Digital Interface  The SGM51622S8 and SGM51652S8 have three operating  interface modes: parallel interface mode, serial interface  mode and parallel byte interface mode.    Table 3. Interface Mode Selection  nPAR/SER/BYTE SEL  DB15  Interface Mode  0  0  Parallel interface mode  1  0  Serial interface mode  1  1  Parallel byte interface mode    Serial Interface (nPAR/SER/BYTE SEL = 1, DB15 = 0)  In serial interface mode, the SGM51622S8 has two options:  two serial data output pins mode (DOUTA and DOUTB output  data simultaneously) and one serial data output pin mode  (DOUTA or DOUTB, DOUTA is preferred).  The SGM51652S8 has two options: four serial data output  pins mode (DOUTA, DOUTB, DOUTC and DOUTD output data  simultaneously) and one serial data output pin mode (among  all the options, DOUTA, DOUTB, DOUTC and DOUTD, DOUTA is  preferred).  In serial operation mode, Figure 5 shows a demo operating  timing diagram of reading one channel ADC data and framed  by nCS. Table 4 shows the data output scheme in serial  interface mode.  Table 4. Data Output Scheme in Serial Interface Mode  Pin  DOUTx  (Enabled Data Rate)  Output Data Sequence  24 - DB7  A (250kSPS, 500kSPS)  V1, V2, V3, V4, V5, V6, V7, V8  25 - DB8  B (250kSPS, 500kSPS)  V5, V6, V7, V8, V1, V2, V3, V4  27 - DB9  C (500kSPS)  V3, V4, V5, V6, V7, V8, V1, V2  28 - DB10 D (500kSPS)  V7, V8, V1, V2, V3, V4, V5, V6    Digital Filter  The SGM51622S8 and SGM51652S8 have an internal  configurable low pass digital filter. The oversampling rate is  set by OS 2, OS 1 and OS 0 pins. OS 2 sets the MSB bit, OS  1 sets the middle weighting bit, and OS 0 sets the LSB bit.  Table 5 and Table 6 show the different available oversampling  rates for the SGM51622S8 and SGM51652S8, respectively.  Once the OS x (OS 2, OS 1 and OS 0) pins setting are  changed, the new setting will be latched on the falling edge of  BUSY. And the new setting will take effect on the next  conversion cycle. A demo time sequence is shown in Figure  16.  In the oversampling modes, CONVST A and CONVST B must  be tied together to let ADC work correctly. The CONVST x  (CONVST A and CONVST B) triggers the first conversion of  each input channels in one conversion frame, the left  conversions according to the oversampling rates will be  triggered internally by ADC. For example, if the oversampling  rate is set to 4, CONVST x triggers the first conversion and  the left 3 times of conversions are triggered internally by ADC  in one frame.  Refer to Table 5 and Table 6, while the oversampling rate is  increased, the SNR is increased and the equivalent -3dB  frequency bandwidth is decreased accordingly.  In Figure 16, for example, if the oversampling rate is  increased by 2, the conversion time is increased by 2. To let  the host controller has adequate time to read out the ADC  conversion results, the total conversion cycle needs to be  extended accordingly.   Note that the falling edge of BUSY is used to update ADC  output data register by the ADC chip internally in Figure 16.          8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      29  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  BUSY OS x CONVST A and CONVST B Conversion N tOS_SETUP tOS_HOLD New oversample rate Latched  for Conversion N+1  Conversion N+1 DATA: DB[15:0] nRD nCS Data of conversion N, new  oversample rate is not valid Data of conversion N+1, new  oversample rate is valid New busy hold high time decided  by new oversample rate tCONV tCYCLE tCONV'  t7 t7'     Figure 16. OS x Pin Timing      Table 5. Oversample Bit Decoding for SGM51622S8  OS[2:0]  OS Ratio  SNR 5V Range  (dB)  SNR 10V Range  (dB)  3dB BW 5V Range  (kHz)  3dB BW 10V Range  (kHz)  Maximum Throughput  CONVST Frequency (kHz)  000  No OS  89.8  90.2  24  24  250  001  2  89.9  90.22  15.6  15.6  125  010  4  89.69  90.05  14  14  62.5  011  8  89.97  90.13  10.5  10.5  31.25  100  16  92.8  93.21  6.4  6.4  15.625  101  32  93.87  93.99  3.4  3.4  7.8125  110  64  92.75  92.96  1.7  1.7  3.90625  111  Invalid  ‒  ‒  ‒  ‒  ‒      Table 6. Oversample Bit Decoding for SGM51652S8  OS[2:0]  OS Ratio  SNR 5V Range  (dB)  SNR 10V Range  (dB)  3dB BW 5V Range  (kHz)  3dB BW 10V Range  (kHz)  Maximum Throughput  CONVST Frequency (kHz)  000  No OS  89.69  90.27  24  24  500  001  2  90.08  90.42  16  16  250  010  4  89.76  90.15  15.5  15.5  125  011  8  90.02  90.51  14  14  62.5  100  16  93.7  94.21  10.4  10.4  31.25  101  32  94.15  94.45  6.3  6.3  15.625  110  64  93.46  93.93  3.4  3.4  7.8125  111  Invalid  ‒  ‒  ‒  ‒  ‒       8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      30  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  The effect of oversampling on the code spread in a DC histogram plot is shown in Figure 17 to Figure 23. With the increase of the  oversampling rate, the spread of the codes decreases.          Figure 17. Histogram of Codes (No OS)          Figure 18. Histogram of Codes (OS × 2)          Figure 19. Histogram of Codes (OS × 4)    4  338  2780  4695  366  8  1  0 1000 2000 3000 4000 5000 6000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 250kSPS  No Oversampling  SGM51622S8  0  0  41  8045  106  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 9000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 500kSPS  No Oversampling  SGM51652S8  0  87  3253  4385  463  4  0  0 1000 2000 3000 4000 5000 6000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 125kSPS  OSR = 2  SGM51622S8  0  8  836  6162  1145  41  0  0 1000 2000 3000 4000 5000 6000 7000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 250kSPS  OSR = 2  SGM51652S8  15  548  3163  4242  221  3  0  0 1000 2000 3000 4000 5000 6000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 62.5kSPS  OSR = 4  SGM51622S8  0  99  1626  6073  386  8  0  0 1000 2000 3000 4000 5000 6000 7000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 125kSPS  OSR = 4  SGM51652S8   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      31  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)        Figure 20. Histogram of Codes (OS × 8)          Figure 21. Histogram of Codes (OS × 16)          Figure 22. Histogram of Codes (OS × 32)      1  141  3923 3862  264  1  0  0 1000 2000 3000 4000 5000 6000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 31.25kSPS  OSR = 8  SGM51622S8  0  16  1668  5817  683  8  0  0 1000 2000 3000 4000 5000 6000 7000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 62.5kSPS  OSR = 8  SGM51652S8  0  0  2527  5665  0  0  0  0 1000 2000 3000 4000 5000 6000 7000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 15.625kSPS  OSR = 16  SGM51622S8  0  0  19  8010  163  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 9000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 31.25kSPS  OSR = 16  SGM51652S8  0  0  1015  7177  0  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 7.8125kSPS  OSR = 32  SGM51622S8  0  0  0  8114  78  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 9000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 15.625kSPS  OSR = 32  SGM51652S8   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      32  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)        Figure 23. Histogram of Codes (OS × 64)    The digital filter frequency profiles for the different oversampling rates are shown in Figure 24 to Figure 29.          Figure 24. Digital Filter Response for OS 2          Figure 25. Digital Filter Response for OS 4    0  0  1643  6549  0  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE =  3.90625kSPS  OSR = 64  SGM51622S8  0  0  25  8010  157  0  0  0 1000 2000 3000 4000 5000 6000 7000 8000 9000 -3 -2 -1 0 1 2 3 Number of Occurrence  Code (LSB)  AVCC, VDRIVE = 5V  Internal Reference  ±10V Range  fSAMPLE = 7.8125kSPS  OSR = 64  SGM51652S8  SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 2  SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 4  10      100       1k       10k     100k   500k  Frequency (Hz)  0      -20      -40      -60      -80      -100      -120  Gain (dB)  10      100       1k       10k     100k   500k  Frequency (Hz)  0      -20      -40      -60      -80      -100      -120  Gain (dB)  0      -20      -40      -60      -80      -100      -120  10      100       1k       10k    100k  250k  Frequency (Hz)  Gain (dB)  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 2  0      -20      -40      -60      -80      -100      -120  10      100       1k       10k    100k  250k  Frequency (Hz)  Gain (dB)  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 4   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      33  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)         Figure 26. Digital Filter Response for OS 8          Figure 27. Digital Filter Response for OS 16          Figure 28. Digital Filter Response for OS 32      SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 8  SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 16  SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 32  10      100       1k       10k     100k   500k  10      100       1k       10k     100k   500k  10      100       1k       10k     100k   500k  0      -20      -40      -60      -80      -100      -120  0      -20      -40      -60      -80      -100      -120  0      -20      -40      -60      -80      -100      -120  Gain (dB)  Gain (dB)  Gain (dB)  Frequency (Hz)  Frequency (Hz)  Frequency (Hz)  10      100       1k       10k    100k  250k  10      100       1k       10k    100k  250k  10      100       1k       10k    100k  250k  0      -20      -40      -60      -80      -100      -120  0      -20      -40      -60      -80      -100      -120  0      -20      -40      -60      -80      -100      -120  Gain (dB)  Gain (dB)  Gain (dB)  Frequency (Hz)  Frequency (Hz)  Frequency (Hz)  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 8  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 16  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 32   8-Channel, 16-Bit, Bipolar Input  SGM51622S8/SGM51652S8  Simultaneous Sampling ADC      34  DECEMBER 2023  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)        Figure 29. Digital Filter Response for OS 64          "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/3437' -H 'Content-Type: application/json' -d '{"product_name": "SGM51622S8/SGM51652S8", "table_name": "REVISION HISTORY", "content": "REVISION HISTORY  NOTE: Page numbers for previous revisions may differ from page numbers in the current version.    Changes from Original (DECEMBER 2023) to REV.A  Page  Changed from product preview to production data  .............................................................................................................................................  All      SGM51652S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 64  10      100       1k       10k     100k   500k    0      -20      -40      -60      -80      -100      -120  Gain (dB)  Frequency (Hz)  10      100       1k       10k    100k  250k  Frequency (Hz)    0      -20      -40      -60      -80      -100      -120  Gain (dB)  SGM51622S8  AVCC, VDRIVE = 5V  ±10V Range  TA = +25℃  OS by 64     PACKAGE INFORMATION        TX00328.000  SG Micro Corp  www.sg-micro.com  PACKAGE OUTLINE DIMENSIONS  LQFP-10×10-64L        Symbol  Dimensions In Millimeters  MIN  MOD  MAX  A  -  -  1.600  A1  0.050  -  0.150  A2  1.350  1.400  1.450  b  0.170  -  0.270  c  0.090  -  0.200  D  11.800  -  12.200  D1  9.900  -  10.100  E  11.800  -  12.200  E1  9.900  -  10.100  e  0.500 BSC  L  0.450  -  0.750  L1  1.000 REF  L2  0.250 BSC  θ  0°  -  7°    NOTES:  1. This drawing is subject to change without notice.  2. The dimensions do not include mold flashes, protrusions or gate burrs.  3. Reference JEDEC MS-026. INDEX D1 D E1 E e b 11.40 11.40 1.50 0.50 0.30 c L A1 A2 A TOP VIEW RECOMMENDED LAND PATTERN (Unit: mm) SIDE VIEW L1 θ L2 N1 N64 0.08    PACKAGE INFORMATION        TX10000.000  SG Micro Corp  www.sg-micro.com  TAPE AND REEL INFORMATION                                                          NOTE: The picture is only for reference. Please make the object as the standard.    KEY PARAMETER LIST OF TAPE AND REEL  Package Type  Reel  Diameter  Reel Width  W1  (mm)  A0  (mm)  B0  (mm)  K0  (mm)  P0  (mm)  P1  (mm)  P2  (mm)  W  (mm)  Pin1   Quadrant  DD0001      LQFP-10×10-64L  13″  24.4  12.5  12.5  2.05  4.0   16.0  2.0  24.0  Q2                Reel Width (W1) Reel Diameter REEL DIMENSIONS  TAPE DIMENSIONS  DIRECTION OF FEED  P2 P0 W P1 A0 K0 B0 Q1 Q2 Q4 Q3 Q3 Q4 Q2 Q1 Q3 Q4 Q2 Q1    PACKAGE INFORMATION        TX20000.000  SG Micro Corp  www.sg-micro.com  CARTON BOX DIMENSIONS                                    NOTE: The picture is only for reference. Please make the object as the standard.      KEY PARAMETER LIST OF CARTON BOX  Reel Type  Length  (mm)  Width  (mm)  Height  (mm)  Pizza/Carton  DD0002  13″  386  280  370  5      "}'
