Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MIPS_Core_behav xil_defaultlib.tb_MIPS_Core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addr' [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:23]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 22 for port 'control_word' [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:47]
WARNING: [VRFC 10-3705] select index 25 into 'control' is out of bounds [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
