@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'refugio.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-86-generic) on Thu Jul 02 12:43:25 CEST 2015
            in directory '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor'
@I [HLS-10] Opening project '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor/cvt_prj'.
@I [HLS-10] Opening solution '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor/cvt_prj/solution3'.
@I [SYN-201] Setting up clock 'default' with a period of 125ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
@I [LIC-101] Checked in feature [HLS]
Starting export RTL ...
/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/vivado_hls /nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor/cvt_prj/solution3/export.tcl
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/tools/xilinx/Vivado_HLS/2013.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ga38qoh' on host 'refugio.regent.e-technik.tu-muenchen.de' (Linux_x86_64 version 3.2.0-86-generic) on Thu Jul 02 12:43:25 CEST 2015
            in directory '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor'
@I [HLS-10] Opening project '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor/cvt_prj'.
@I [HLS-10] Opening solution '/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/vivado_projects/cvtColor/cvt_prj/solution3'.
@I [SYN-201] Setting up clock 'default' with a period of 125ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
@I [LIC-101] Checked in feature [HLS]


