

================================================================
== Vivado HLS Report for 'pool_2D'
================================================================
* Date:           Fri Jan 14 01:37:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  244|  244|  244|  244|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  236|  236|        38|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 46 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 8 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %ch_div_K) nounwind" [pool/pool.cpp:109]   --->   Operation 47 'read' 'ch_div_K_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%height_in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height_in) nounwind" [pool/pool.cpp:110]   --->   Operation 48 'read' 'height_in_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width_out) nounwind" [pool/pool.cpp:111]   --->   Operation 49 'read' 'width_out_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%Ky_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %Ky) nounwind" [pool/pool.cpp:112]   --->   Operation 50 'read' 'Ky_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %ch_div_K_out, i32 %ch_div_K_read) nounwind" [pool/pool.cpp:14]   --->   Operation 51 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %width_out_out, i32 %width_out_read) nounwind" [pool/pool.cpp:14]   --->   Operation 52 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_in_read to i64" [pool/pool.cpp:110]   --->   Operation 53 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_out_read to i64" [pool/pool.cpp:111]   --->   Operation 54 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast" [pool/pool.cpp:111]   --->   Operation 55 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %ch_div_K_read to i96" [pool/pool.cpp:109]   --->   Operation 56 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [pool/pool.cpp:111]   --->   Operation 57 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [5/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [pool/pool.cpp:111]   --->   Operation 58 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 59 [4/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [pool/pool.cpp:111]   --->   Operation 59 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 60 [3/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [pool/pool.cpp:111]   --->   Operation 60 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 61 [2/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [pool/pool.cpp:111]   --->   Operation 61 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Ky, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str136, [11 x i8]* @ScalarProp_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str127, i32 0, i32 0, [1 x i8]* @p_str128, [1 x i8]* @p_str129, [1 x i8]* @p_str130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str131, [11 x i8]* @ScalarProp_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_in, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str123, [1 x i8]* @p_str124, [1 x i8]* @p_str125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str126, [11 x i8]* @ScalarProp_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ch_div_K, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [11 x i8]* @ScalarProp_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ch_div_K_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str139, [1 x i8]* @p_str140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str141, [11 x i8]* @ScalarProp_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str142, i32 0, i32 0, [1 x i8]* @p_str143, [1 x i8]* @p_str144, [1 x i8]* @p_str145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str146, [11 x i8]* @ScalarProp_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53) nounwind"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46) nounwind"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [pool/pool.cpp:111]   --->   Operation 72 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln125_1 = icmp sgt i32 %width_out_read, 0" [pool/pool.cpp:125->pool/pool.cpp:14]   --->   Operation 73 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %0" [pool/pool.cpp:119->pool/pool.cpp:14]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 7.02>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i96 [ 0, %entry ], [ %add_ln119, %hls_label_6_end ]" [pool/pool.cpp:119->pool/pool.cpp:14]   --->   Operation 75 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %select_ln122_7, %hls_label_6_end ]" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %select_ln122_5, %hls_label_6_end ]" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 77 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i31 [ 0, %entry ], [ %j, %hls_label_6_end ]"   --->   Operation 78 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.52ns)   --->   "%i = add i31 %i_0_i_i, 1" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 79 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i31 %j_0_i_i to i32" [pool/pool.cpp:125->pool/pool.cpp:14]   --->   Operation 80 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp slt i32 %zext_ln125, %width_out_read" [pool/pool.cpp:125->pool/pool.cpp:14]   --->   Operation 81 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (3.12ns)   --->   "%icmp_ln119 = icmp eq i96 %indvar_flatten22, %bound4" [pool/pool.cpp:119->pool/pool.cpp:14]   --->   Operation 82 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (4.43ns)   --->   "%add_ln119 = add i96 %indvar_flatten22, 1" [pool/pool.cpp:119->pool/pool.cpp:14]   --->   Operation 83 'add' 'add_ln119' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.exit, label %hls_label_6_begin" [pool/pool.cpp:119->pool/pool.cpp:14]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.77ns)   --->   "%icmp_ln122 = icmp eq i64 %indvar_flatten, %bound" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 85 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln119)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.73ns)   --->   "%select_ln122 = select i1 %icmp_ln122, i31 0, i31 %i_0_i_i" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 86 'select' 'select_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_4)   --->   "%select_ln122_1 = select i1 %icmp_ln122, i31 0, i31 %j_0_i_i" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 87 'select' 'select_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_6)   --->   "%select_ln122_2 = select i1 %icmp_ln122, i31 1, i31 %i" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 88 'select' 'select_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.99ns)   --->   "%select_ln122_3 = select i1 %icmp_ln122, i1 %icmp_ln125_1, i1 %icmp_ln125" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 89 'select' 'select_ln122_3' <Predicate = (!icmp_ln119)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.52ns)   --->   "%add_ln144 = add i31 1, %select_ln122" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 90 'add' 'add_ln144' <Predicate = (!icmp_ln119)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln122_4 = select i1 %select_ln122_3, i31 %select_ln122_1, i31 0" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 91 'select' 'select_ln122_4' <Predicate = (!icmp_ln119)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.73ns)   --->   "%select_ln122_5 = select i1 %select_ln122_3, i31 %select_ln122, i31 %add_ln144" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 92 'select' 'select_ln122_5' <Predicate = (!icmp_ln119)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (2.52ns)   --->   "%add_ln144_1 = add i31 2, %select_ln122" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 93 'add' 'add_ln144_1' <Predicate = (!icmp_ln119)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln122_6 = select i1 %select_ln122_3, i31 %select_ln122_2, i31 %add_ln144_1" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 94 'select' 'select_ln122_6' <Predicate = (!icmp_ln119)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i31 %select_ln122_4 to i64" [pool/pool.cpp:135->pool/pool.cpp:14]   --->   Operation 95 'zext' 'zext_ln135' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [512 x i128]* @buf_V, i64 0, i64 %zext_ln135" [pool/pool.cpp:135->pool/pool.cpp:14]   --->   Operation 96 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.52ns)   --->   "%j = add i31 %select_ln122_4, 1" [pool/pool.cpp:125->pool/pool.cpp:14]   --->   Operation 97 'add' 'j' <Predicate = (!icmp_ln119)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln122 = add i64 %indvar_flatten, 1" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 98 'add' 'add_ln122' <Predicate = (!icmp_ln119)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.48ns)   --->   "%select_ln122_7 = select i1 %icmp_ln122, i64 1, i64 %add_ln122" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 99 'select' 'select_ln122_7' <Predicate = (!icmp_ln119)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i31 %select_ln122_5 to i32" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 100 'zext' 'zext_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i31 %select_ln122_6 to i32" [pool/pool.cpp:122->pool/pool.cpp:14]   --->   Operation 101 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_9 : Operation 102 [36/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 102 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [36/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 103 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 104 [35/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 104 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [35/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 105 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 106 [34/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 106 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [34/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 107 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 108 [33/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 108 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [33/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 109 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 110 [32/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 110 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [32/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 111 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 112 [31/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 112 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [31/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 113 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 114 [30/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 114 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [30/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 115 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 116 [29/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 116 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [29/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 117 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 118 [28/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 118 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [28/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 119 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 120 [27/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 120 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [27/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 121 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 122 [26/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 122 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [26/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 123 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 124 [25/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 124 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [25/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 125 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 126 [24/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 126 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [24/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 127 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 128 [23/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 128 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [23/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 129 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 130 [22/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 130 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [22/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 131 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 132 [21/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 132 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [21/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 133 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 134 [20/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 134 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [20/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 135 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 136 [19/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 136 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [19/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 137 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 138 [18/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 138 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [18/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 139 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 140 [17/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 140 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [17/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 141 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 142 [16/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 142 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [16/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 143 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 144 [15/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 144 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [15/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 145 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 146 [14/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 146 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 147 [14/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 147 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 148 [13/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 148 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [13/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 149 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 150 [12/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 150 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [12/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 151 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 152 [11/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 152 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 153 [11/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 153 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 154 [10/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 154 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 155 [10/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 155 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 156 [9/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 156 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 157 [9/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 157 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 158 [8/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 158 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 159 [8/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 159 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 160 [7/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 160 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 161 [7/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 161 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 162 [6/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 162 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 163 [6/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 163 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 164 [5/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 164 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 165 [5/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 165 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 166 [4/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 166 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 167 [4/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 167 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 168 [3/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 168 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 169 [3/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 169 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 170 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i128* %buf_V_addr, align 16" [pool/pool.cpp:135->pool/pool.cpp:14]   --->   Operation 170 'load' 'p_Val2_1' <Predicate = (!icmp_ln119)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_43 : Operation 171 [2/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 171 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 172 [2/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 172 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.61>
ST_44 : Operation 173 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @stream_tp_V_V) nounwind" [pool/pool.cpp:130->pool/pool.cpp:14]   --->   Operation 173 'read' 'tmp_V_1' <Predicate = (!icmp_ln119)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_44 : Operation 174 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i128* %buf_V_addr, align 16" [pool/pool.cpp:135->pool/pool.cpp:14]   --->   Operation 174 'load' 'p_Val2_1' <Predicate = (!icmp_ln119)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_44 : Operation 175 [1/36] (4.33ns)   --->   "%srem_ln139 = srem i32 %zext_ln122, %Ky_read" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 175 'srem' 'srem_ln139' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln139 = icmp eq i32 %srem_ln139, 0" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 176 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln119)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %tmp_V_1 to i16" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 177 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i128 %p_Val2_1 to i16" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 178 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 179 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %trunc_ln647_1, %trunc_ln647" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 179 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln139)   --->   "%select_ln142 = select i1 %icmp_ln895, i16 %trunc_ln647_1, i16 %trunc_ln647" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 180 'select' 'select_ln142' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 181 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139 = select i1 %icmp_ln139, i16 %trunc_ln647, i16 %select_ln142" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 181 'select' 'select_ln139' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 16, i32 31) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 182 'partselect' 'p_Result_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 183 [1/1] (0.00ns)   --->   "%ret_V_1_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 16, i32 31) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 183 'partselect' 'ret_V_1_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 184 [1/1] (2.42ns)   --->   "%icmp_ln895_1 = icmp sgt i16 %ret_V_1_i_i, %p_Result_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 184 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_1)   --->   "%select_ln142_1 = select i1 %icmp_ln895_1, i16 %ret_V_1_i_i, i16 %p_Result_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 185 'select' 'select_ln142_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 186 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_1 = select i1 %icmp_ln139, i16 %p_Result_i_i, i16 %select_ln142_1" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 186 'select' 'select_ln139_1' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_8_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 32, i32 47) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 187 'partselect' 'p_Result_8_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 188 [1/1] (0.00ns)   --->   "%ret_V_2_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 32, i32 47) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 188 'partselect' 'ret_V_2_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 189 [1/1] (2.42ns)   --->   "%icmp_ln895_2 = icmp sgt i16 %ret_V_2_i_i, %p_Result_8_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 189 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_2)   --->   "%select_ln142_2 = select i1 %icmp_ln895_2, i16 %ret_V_2_i_i, i16 %p_Result_8_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 190 'select' 'select_ln142_2' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 191 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_2 = select i1 %icmp_ln139, i16 %p_Result_8_i_i, i16 %select_ln142_2" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 191 'select' 'select_ln139_2' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 48, i32 63) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 192 'partselect' 'p_Result_9_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%ret_V_3_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 48, i32 63) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 193 'partselect' 'ret_V_3_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 194 [1/1] (2.42ns)   --->   "%icmp_ln895_3 = icmp sgt i16 %ret_V_3_i_i, %p_Result_9_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 194 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%select_ln142_3 = select i1 %icmp_ln895_3, i16 %ret_V_3_i_i, i16 %p_Result_9_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 195 'select' 'select_ln142_3' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 196 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_3 = select i1 %icmp_ln139, i16 %p_Result_9_i_i, i16 %select_ln142_3" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 196 'select' 'select_ln139_3' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 64, i32 79) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 197 'partselect' 'p_Result_4_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%ret_V_4_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 64, i32 79) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 198 'partselect' 'ret_V_4_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln895_4 = icmp sgt i16 %ret_V_4_i_i, %p_Result_4_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 199 'icmp' 'icmp_ln895_4' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_4)   --->   "%select_ln142_4 = select i1 %icmp_ln895_4, i16 %ret_V_4_i_i, i16 %p_Result_4_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 200 'select' 'select_ln142_4' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 201 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_4 = select i1 %icmp_ln139, i16 %p_Result_4_i_i, i16 %select_ln142_4" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 201 'select' 'select_ln139_4' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 80, i32 95) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 202 'partselect' 'p_Result_5_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%ret_V_5_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 80, i32 95) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 203 'partselect' 'ret_V_5_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (2.42ns)   --->   "%icmp_ln895_5 = icmp sgt i16 %ret_V_5_i_i, %p_Result_5_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 204 'icmp' 'icmp_ln895_5' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_5)   --->   "%select_ln142_5 = select i1 %icmp_ln895_5, i16 %ret_V_5_i_i, i16 %p_Result_5_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 205 'select' 'select_ln142_5' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 206 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_5 = select i1 %icmp_ln139, i16 %p_Result_5_i_i, i16 %select_ln142_5" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 206 'select' 'select_ln139_5' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 96, i32 111) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 207 'partselect' 'p_Result_6_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 208 [1/1] (0.00ns)   --->   "%ret_V_6_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 96, i32 111) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 208 'partselect' 'ret_V_6_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 209 [1/1] (2.42ns)   --->   "%icmp_ln895_6 = icmp sgt i16 %ret_V_6_i_i, %p_Result_6_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 209 'icmp' 'icmp_ln895_6' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_6)   --->   "%select_ln142_6 = select i1 %icmp_ln895_6, i16 %ret_V_6_i_i, i16 %p_Result_6_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 210 'select' 'select_ln142_6' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 211 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_6 = select i1 %icmp_ln139, i16 %p_Result_6_i_i, i16 %select_ln142_6" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 211 'select' 'select_ln139_6' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_1, i32 112, i32 127) nounwind" [pool/pool.cpp:140->pool/pool.cpp:14]   --->   Operation 212 'partselect' 'p_Result_7_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%ret_V_7_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 112, i32 127) nounwind" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 213 'partselect' 'ret_V_7_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (2.42ns)   --->   "%icmp_ln895_7 = icmp sgt i16 %ret_V_7_i_i, %p_Result_7_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 214 'icmp' 'icmp_ln895_7' <Predicate = (!icmp_ln119)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_7)   --->   "%select_ln142_7 = select i1 %icmp_ln895_7, i16 %ret_V_7_i_i, i16 %p_Result_7_i_i" [pool/pool.cpp:142->pool/pool.cpp:14]   --->   Operation 215 'select' 'select_ln142_7' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 216 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln139_7 = select i1 %icmp_ln139, i16 %p_Result_7_i_i, i16 %select_ln142_7" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 216 'select' 'select_ln139_7' <Predicate = (!icmp_ln119)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 217 [1/36] (4.33ns)   --->   "%srem_ln144 = srem i32 %zext_ln122_1, %Ky_read" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 217 'srem' 'srem_ln144' <Predicate = (!icmp_ln119)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 218 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp eq i32 %srem_ln144, 0" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 218 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln119)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %1, label %2" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 219 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.63>
ST_45 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 220 'speclooptripcount' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_45 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [pool/pool.cpp:126->pool/pool.cpp:14]   --->   Operation 221 'specregionbegin' 'tmp_2_i_i' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:127->pool/pool.cpp:14]   --->   Operation 222 'specpipeline' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %select_ln139_7, i16 %select_ln139_6, i16 %select_ln139_5, i16 %select_ln139_4, i16 %select_ln139_3, i16 %select_ln139_2, i16 %select_ln139_1, i16 %select_ln139)" [pool/pool.cpp:139->pool/pool.cpp:14]   --->   Operation 223 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_45 : Operation 224 [1/1] (3.25ns)   --->   "store i128 %tmp_V, i128* %buf_V_addr, align 16" [pool/pool.cpp:145->pool/pool.cpp:14]   --->   Operation 224 'store' <Predicate = (!icmp_ln144)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 225 'br' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @stream_tp2_V_V, i128 %tmp_V) nounwind" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 226 'write' <Predicate = (icmp_ln144)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [pool/pool.cpp:144->pool/pool.cpp:14]   --->   Operation 227 'br' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i_i) nounwind" [pool/pool.cpp:146->pool/pool.cpp:14]   --->   Operation 228 'specregionend' 'empty' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (0.00ns)   --->   "br label %0" [pool/pool.cpp:125->pool/pool.cpp:14]   --->   Operation 229 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 46 <SV = 8> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [pool/pool.cpp:14]   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'ch_div_K' (pool/pool.cpp:109) [16]  (3.63 ns)
	fifo write on port 'ch_div_K_out' (pool/pool.cpp:14) [21]  (3.63 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'mul' operation ('bound', pool/pool.cpp:111) [28]  (8.51 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4', pool/pool.cpp:111) [31]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4', pool/pool.cpp:111) [31]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4', pool/pool.cpp:111) [31]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4', pool/pool.cpp:111) [31]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4', pool/pool.cpp:111) [31]  (6.98 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', pool/pool.cpp:122->pool/pool.cpp:14) with incoming values : ('select_ln122_7', pool/pool.cpp:122->pool/pool.cpp:14) [36]  (0 ns)
	'icmp' operation ('icmp_ln122', pool/pool.cpp:122->pool/pool.cpp:14) [47]  (2.78 ns)
	'select' operation ('select_ln122_3', pool/pool.cpp:122->pool/pool.cpp:14) [51]  (0.993 ns)
	'select' operation ('select_ln122_4', pool/pool.cpp:122->pool/pool.cpp:14) [53]  (0.733 ns)
	'add' operation ('j', pool/pool.cpp:125->pool/pool.cpp:14) [119]  (2.52 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 41>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 42>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 43>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)

 <State 44>: 7.61ns
The critical path consists of the following:
	'srem' operation ('srem_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [65]  (4.34 ns)
	'icmp' operation ('icmp_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [66]  (2.47 ns)
	'select' operation ('select_ln139', pool/pool.cpp:139->pool/pool.cpp:14) [71]  (0.805 ns)

 <State 45>: 3.63ns
The critical path consists of the following:
	fifo write on port 'stream_tp2_V_V' (pool/pool.cpp:144->pool/pool.cpp:14) [115]  (3.63 ns)

 <State 46>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
