
---------- Begin Simulation Statistics ----------
final_tick                                10434160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    390                       # Simulator instruction rate (inst/s)
host_mem_usage                                7615404                       # Number of bytes of host memory used
host_op_rate                                      399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18292.58                       # Real time elapsed on the host
host_tick_rate                                 370384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7127777                       # Number of instructions simulated
sim_ops                                       7298646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006775                       # Number of seconds simulated
sim_ticks                                  6775286875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.254114                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249742                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               262185                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            254124                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2454                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              400                       # Number of indirect misses.
system.cpu.branchPred.lookups                  272051                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5451                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          380                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1592914                       # Number of instructions committed
system.cpu.committedOps                       1615233                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.359415                       # CPI: cycles per instruction
system.cpu.discardedOps                          6432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             812606                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57420                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491503                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1646567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297671                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5351259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1054380     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                  59248      3.67%     68.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                500845     31.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1615233                       # Class of committed instruction
system.cpu.quiesceCycles                      5489200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3704692                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157349                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          182                       # Transaction distribution
system.membus.trans_dist::WriteClean               77                       # Transaction distribution
system.membus.trans_dist::CleanEvict               60                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           141                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14798830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695186                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004324                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695186                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1157942873                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7064625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              358375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1366125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5066480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941302940                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             958750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1596790000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1289047302                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       276277                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       276277    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       276277                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    629120875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2089324963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    696441654                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2785766617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1160736091                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1479938516                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2640674606                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3250061054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2176380170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5426441224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          191                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1804204                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132245                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1936449                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1804204                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1804204                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1804204                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132245                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1936449                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4735168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          259                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73987                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479938516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1945895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481884411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2446538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    696441654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698888193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2446538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2176380170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1945895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180772604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559150250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282075                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73987                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73987                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5043535315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9157697815                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32179.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58429.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68898                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73987                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    215                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.965508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.744358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.460574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          337      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          367      2.35%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      1.29%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          257      1.64%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      1.54%      8.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265      1.70%     10.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          161      1.03%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          313      2.00%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13485     86.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2035.545455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1852.014291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.30%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     41.56%     48.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     41.56%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      7.79%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      2.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     960.974026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    792.606659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.835997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     12.99%     19.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     80.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10030720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4735680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4735168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6775178750                       # Total gap between requests
system.mem_ctrls.avgGap                      29346.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478540493.534452915192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1945895.464389469242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2673244.739913688507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696290516.849886178970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          259                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9147808295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9889520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13503408250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117235249375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58388.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48007.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52136711.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1590104.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3632706125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2777893875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9944604.347826                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2277258.548180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5725250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11965750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7003271500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3430888500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       844262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           844262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       844262                       # number of overall hits
system.cpu.icache.overall_hits::total          844262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          191                       # number of overall misses
system.cpu.icache.overall_misses::total           191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8300000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8300000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8300000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8300000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       844453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       844453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       844453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       844453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43455.497382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43455.497382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43455.497382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43455.497382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7999375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7999375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7999375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7999375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41881.544503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41881.544503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41881.544503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41881.544503                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       844262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          844262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       844453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       844453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43455.497382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43455.497382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7999375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7999375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41881.544503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41881.544503                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           307.872779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              606814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27582.454545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   307.872779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.601314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1689097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1689097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95203                       # number of overall hits
system.cpu.dcache.overall_hits::total           95203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          309                       # number of overall misses
system.cpu.dcache.overall_misses::total           309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25425375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25425375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25425375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25425375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        95512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        95512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        95512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        95512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003235                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003235                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82282.766990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82282.766990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82282.766990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82282.766990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          182                       # number of writebacks
system.cpu.dcache.writebacks::total               182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           89                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17183875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17183875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17183875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17183875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7500375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7500375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78108.522727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78108.522727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78108.522727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78108.522727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.610390                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.610390                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11813750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11813750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73377.329193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73377.329193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10099750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10099750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7500375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7500375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71629.432624                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71629.432624                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13611625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13611625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91970.439189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91970.439189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7084125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7084125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89672.468354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89672.468354                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2393776750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2393776750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.656033                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.656033                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61806                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61806                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       168594                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       168594                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2327080248                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2327080248                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13802.865155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13802.865155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.564502                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.023569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.564502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2225468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2225468                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434160000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10434285000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    390                       # Simulator instruction rate (inst/s)
host_mem_usage                                7615404                       # Number of bytes of host memory used
host_op_rate                                      399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18292.71                       # Real time elapsed on the host
host_tick_rate                                 370389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7127786                       # Number of instructions simulated
sim_ops                                       7298661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006775                       # Number of seconds simulated
sim_ticks                                  6775411875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.251953                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249743                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               262192                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                365                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            254124                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2454                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              400                       # Number of indirect misses.
system.cpu.branchPred.lookups                  272060                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5453                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          380                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1592923                       # Number of instructions committed
system.cpu.committedOps                       1615248                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.359521                       # CPI: cycles per instruction
system.cpu.discardedOps                          6437                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             812628                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57420                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491503                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1646719                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297661                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5351459                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1054388     65.28%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                  59254      3.67%     68.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                500845     31.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1615248                       # Class of committed instruction
system.cpu.quiesceCycles                      5489200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3704740                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157351                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          183                       # Transaction distribution
system.membus.trans_dist::WriteClean               77                       # Transaction distribution
system.membus.trans_dist::CleanEvict               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           142                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14799022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695188                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004324                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695188                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1157950248                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7064625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              361250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1366125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5072230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          941302940                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             963750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1596790000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1289047302                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       276277                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       276277    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       276277                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    629120875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2089286417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    696428806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2785715223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1160714676                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1479911212                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2640625888                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3250001093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2176340018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5426341111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          192                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           14                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1813617                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132243                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1945860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1813617                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1813617                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1813617                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132243                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1945860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4735232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479911212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1955305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1481866518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2455939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    696428806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698884745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2455939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2176340018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1955305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180751262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559150250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156879                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73988                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156879                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5043535315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9157724065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32179.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58429.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68898                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156879                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    215                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.965508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.744358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.460574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          337      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          367      2.35%      4.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          201      1.29%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          257      1.64%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      1.54%      8.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265      1.70%     10.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          161      1.03%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          313      2.00%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13485     86.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2035.545455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1852.014291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.30%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     41.56%     48.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     41.56%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            6      7.79%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      2.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     960.974026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    792.606659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.835997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     12.99%     19.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     80.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10030784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4735680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4735232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1481.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6775485625                       # Total gap between requests
system.mem_ctrls.avgGap                      29348.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478513215.847855806351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1955305.484657344176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2673195.421053277329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696277670.942329287529                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9147808295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9915770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13503408250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117235249375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58388.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47902.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51936185.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1590104.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3632706125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2778018875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9944604.347826                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2277258.548180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5725250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11965750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7003396500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3430888500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       844272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           844272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       844272                       # number of overall hits
system.cpu.icache.overall_hits::total          844272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          192                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          192                       # number of overall misses
system.cpu.icache.overall_misses::total           192                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8343125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8343125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8343125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8343125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       844464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       844464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       844464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       844464                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000227                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000227                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.776042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.776042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.776042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.776042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          192                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8041000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8041000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41880.208333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41880.208333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41880.208333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41880.208333                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       844272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          844272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          192                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           192                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8343125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8343125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       844464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       844464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.776042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.776042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41880.208333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41880.208333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           307.872837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2552343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7641.745509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   307.872837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.601314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1689120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1689120                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95208                       # number of overall hits
system.cpu.dcache.overall_hits::total           95208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            310                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          310                       # number of overall misses
system.cpu.dcache.overall_misses::total           310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25486000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25486000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        95518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        95518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        95518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        95518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82212.903226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82212.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82212.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82212.903226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          183                       # number of writebacks
system.cpu.dcache.writebacks::total               183                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           89                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17243000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17243000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7500375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7500375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002314                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78022.624434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78022.624434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78022.624434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78022.624434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.610390                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.610390                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    221                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11874375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11874375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73298.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73298.611111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10158875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10158875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7500375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7500375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71541.373239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71541.373239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13611625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13611625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91970.439189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91970.439189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7084125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7084125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89672.468354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89672.468354                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2393776750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2393776750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.656033                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.656033                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61806                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61806                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       168594                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       168594                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2327080248                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2327080248                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13802.865155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13802.865155                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.563256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              100015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               733                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.446112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.563256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2225493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2225493                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10434285000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
