module vga_controller(

	input clk,
	input reset,
	input [3:0] color,

	output [3:0] r,
	output [3:0] g,
	output [3:0] b,
	output h_sync,
	output v_sync

);


wire clk_vga;
wire active_vid;

clk_divisor clk_div(

	.clk_50(clk),

	.clk_25(clk_vga);
);

sync_generator sync(

	.clk(clk_vga),
	.reset(reset),

	.h_sync(h_sync),
	.v_sync(v_sync),
	.active_video(active_vid);

);

always @(posedge clk_vga) begin
	if(active_vid) begin
		r <= color;
		g <= 4'b0001;
		b = 4'b0001;	
	end
	else begin
		r <= 4'b0000;
		g <= 4'b0000;
		b <= 4'b0000;
	end
end


endmodule