
State Machine - |DLX_test|dec_state
Name dec_state.PRINT dec_state.BUF dec_state.U_WAIT dec_state.U_DIV dec_state.S_NEG_SIG dec_state.S_WAIT dec_state.S_DIV dec_state.S_SIGN_CONV dec_state.IDLE 
dec_state.IDLE 0 0 0 0 0 0 0 0 0 
dec_state.S_SIGN_CONV 0 0 0 0 0 0 0 1 1 
dec_state.S_DIV 0 0 0 0 0 0 1 0 1 
dec_state.S_WAIT 0 0 0 0 0 1 0 0 1 
dec_state.S_NEG_SIG 0 0 0 0 1 0 0 0 1 
dec_state.U_DIV 0 0 0 1 0 0 0 0 1 
dec_state.U_WAIT 0 0 1 0 0 0 0 0 1 
dec_state.BUF 0 1 0 0 0 0 0 0 1 
dec_state.PRINT 1 0 0 0 0 0 0 0 1 

State Machine - |DLX_test|rx_conv_state
Name rx_conv_state.WRITE_VAL rx_conv_state.CONV_VAL rx_conv_state.ADD rx_conv_state.MULT2 rx_conv_state.MULT rx_conv_state.SET_NEG_FLAG rx_conv_state.IDLE 
rx_conv_state.IDLE 0 0 0 0 0 0 0 
rx_conv_state.SET_NEG_FLAG 0 0 0 0 0 1 1 
rx_conv_state.MULT 0 0 0 0 1 0 1 
rx_conv_state.MULT2 0 0 0 1 0 0 1 
rx_conv_state.ADD 0 0 1 0 0 0 1 
rx_conv_state.CONV_VAL 0 1 0 0 0 0 1 
rx_conv_state.WRITE_VAL 1 0 0 0 0 0 1 

State Machine - |DLX_test|uart_tx:tx_side|tx_state
Name tx_state.ERR tx_state.SEND_BIT tx_state.STORE_DATA tx_state.READ_FIFO tx_state.IDLE 
tx_state.IDLE 0 0 0 0 0 
tx_state.READ_FIFO 0 0 0 1 1 
tx_state.STORE_DATA 0 0 1 0 1 
tx_state.SEND_BIT 0 1 0 0 1 
tx_state.ERR 1 0 0 0 1 

State Machine - |DLX_test|uart_rx:rx_side|rx_state
Name rx_state.ERR rx_state.READ_BIT rx_state.IDLE 
rx_state.IDLE 0 0 0 
rx_state.READ_BIT 0 1 1 
rx_state.ERR 1 0 1 
