[ {
    "name": "Dong-Hyun Lee",
    "affiliation":"",
    "program_period":"M.S. (2024-2025)",
    "research_interests": ["AI hardware design and PIM"],
    "achievements": ["ISOCC'24, 제 26회 대한민국 반도체설계대전 기업특별상 수상"],
    "details": "Received a B.S. degree in the school of Electrical and Electronic Engineering at Dankook University, jukjeon, South Korea. He is currently pursuing a M.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. His research interests include artificial intelligence hardware design and processing in memory (PIM).",
    "email": "dhlee1415@hanyang.ac.kr",
    "position": "",
    "profile_img": "img/dh-lee-profile-img.png"
  },
  {
    "name": "Sang-Hyun Ok",
    "affiliation":"LX Semicon",
    "program_period":"M.S. (2024-2025)",
    "research_interests": ["CDR, PAM4 receiver"],
    "achievements": ["ICEIC'25 Best Paper Award - Silver Prize, ASSCC'25"],
    "details": "Received the B.S. and M.S. degrees in the school of electronics and communication engineering at Hanyang University, Ansan, South Korea. He joined LX Semicon, Seoul, South Korea in 2016, where he was involved in the LCD DDI team. His research interests include digital and analog circuit design of Clock and Data Recovery (CDR) and digital circuit design of PAM4 Receiver with adaptive decision feedback equalizer.",
    "email": "noradlll@hanyang.ac.kr",
    "position": "",
    "profile_img": "img/sh-ok-profile-img.jpg"
  },
  {
    "name": "Dong-Hoe Heo",
    "research_interests": ["Wide-range PI-based CDR"],
    "achievements": ["ICEIC'24 Best Paper Award - Gold Prize"],
    "details": "Received a B.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. He is currently pursuing a M.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. His research interests include clock and data recovery (CDR) circuit design.",
    "email": "ehdghl97@hanyang.ac.kr",
    "profile_img": "img/dh-heo-profile-img.jpg"
  },
  {
    "name": "Kang-Min Kim",
    "research_interests": ["Physically Unclonable Function (PUF)"],
    "details": "Received a B.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. He is currently pursuing a M.S -Ph.D. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. His research interests include hardware security.",
    "email": "mim455@hanyang.ac.kr",
    "profile_img": "img/km-kim-profile-img.jpg"
  },  
  {
    "name": "Kyu-Ran Park",
    "research_interests": ["High-performance DPLL"],
    "achievements": [],
    "details": "Received a B.S. degree in electrical engineering from Cheongju University, Cheongju, South Korea. She is currently pursuing a M.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. She joined LX Semicon, Seoul, South Korea, in 2015, where she was involved in the YPD team. Her research interests include analog and digital circuit designs of phase-locked-loop (PLL).",
    "email": "lan2137@hanyang.ac.kr",
    "profile_img": "img/kr-park-profile-img.png"
  },  
  {
    "name": "Shin-Uk Kang",
    "research_interests": ["AI hardware design and PIM"],
    "achievements": ["ICEIC'23", "ICEIC'24"],
    "details": "Received a B.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. He is currently pursuing a M.S -Ph.D. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. His research interests include artificial intelligence hardware design and processing in memory (PIM).",
    "email": "ksu2068@hanyang.ac.kr",
    "profile_img": "img/su-kang-profile-img.jpg"
  },  
  {
    "name": "Ji-Ho Kim",
    "affiliation":"4Lynx",
    "program_period":"M.S. (2022-2024)",
    "research_interests": ["High PSRR DPLL"],
    "achievements": [],
    "details": "Received a B.S. degree in electrical engineering from Chosun University, Gwangju, South Korea. He is currently pursuing a M.S. degree in the school of electrical engineering at Hanyang University, Ansan, South Korea. His research interests include analog and digital circuit designs of phase-locked-loop (PLL).",
    "email": "wlgh654@hanyang.ac.kr",
    "position": "",
    "profile_img": "img/jh-kim-profile-img.png"
  },    
    {
    "name": "Woo-Suk Jung",
    "affiliation":"M.S. Candidate @ Yonsei Univ.",
    "program_period":"B.S. (2024)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": "ws-jung-profile-img.png"
  },
    {
    "name": "Min-Gwon Song",
    "affiliation":"M.S. Candidate @ Hanyang Univ.",
    "program_period":"B.S. (2023-24)",    
    "research_interests": ["PIM"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": "mg-song-profile-img.jpg"
  },
    {
    "name": "Ji-Hyeon Kwon",
    "affiliation":"GaonChips",
    "program_period":"B.S. (2023-24)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": "jh-kwon-profile-img.png"
  },
    {
    "name": "Yu-Jin Byeon",
    "affiliation":"M.S. Candidate @ KAIST",
    "program_period":"B.S. (2023-24)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": "yj-byeon-profile-img.png"
  },
    {
    "name": "Dong-Eun Lee",
    "affiliation":"SK-hynix",
    "program_period":"B.S. (2023-24)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": "de-lee-profile-img.png"
  },
    {
    "name": "Seung-Wan Han",
    "affiliation":"ASML",
    "program_period":"B.S. (2022-23)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": ""
  },
    {
    "name": "Tae-Hyun Kim",
    "affiliation":"M.S.-Ph.D. Candidate @ POSTECH",
    "program_period":"B.S. (2022-23)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": ""
  },
    {
    "name": "Geun-Young Yoo",
    "affiliation":"M.S.-Ph.D. Candidate @ Hanyang Univ.",
    "program_period":"B.S. (2022-23)",    
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": ""
  },
    {
    "name": "In-Woo Jang",
    "affiliation":"M.S.-Ph.D. Candidate @ KAIST",
    "program_period":"B.S. (2022-23)",
    "research_interests": ["Wireline Interface"],
    "achievements": [""],
    "details": "",
    "email": "",
    "profile_img": ""
  }          
]
