From 50738ede134ecb177ee271023756ea6dbb1ef71d Mon Sep 17 00:00:00 2001
From: auto commit <unknown@unknown>
Date: Fri, 24 Oct 2008 12:22:42 -0700
Subject: [PATCH] cavium: add new processors

Add CN52xx now supported by SDK 1.7.x and SDK 1.8.0.

Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com>
---
 arch/mips/kernel/cpu-probe.c |    1 +
 include/asm-mips/cpu.h       |    1 +
 2 files changed, 2 insertions(+), 0 deletions(-)

diff --git a/arch/mips/kernel/cpu-probe.c b/arch/mips/kernel/cpu-probe.c
index 3145d8a..0240d19 100644
--- a/arch/mips/kernel/cpu-probe.c
+++ b/arch/mips/kernel/cpu-probe.c
@@ -823,6 +823,7 @@ static inline void cpu_probe_cavium(struct cpuinfo_mips *c)
 	case PRID_IMP_CAVIUM_CN58XX:
 	case PRID_IMP_CAVIUM_CN56XX:
 	case PRID_IMP_CAVIUM_CN50XX:
+	case PRID_IMP_CAVIUM_CN52XX:
 		c->cputype = CPU_CAVIUM_OCTEON;
 		break;
 	default:
diff --git a/include/asm-mips/cpu.h b/include/asm-mips/cpu.h
index c06039c..c018727 100644
--- a/include/asm-mips/cpu.h
+++ b/include/asm-mips/cpu.h
@@ -124,6 +124,7 @@
 #define PRID_IMP_CAVIUM_CN58XX 0x0300
 #define PRID_IMP_CAVIUM_CN56XX 0x0400
 #define PRID_IMP_CAVIUM_CN50XX 0x0600
+#define PRID_IMP_CAVIUM_CN52XX 0x0700
 
 /*
  * Definitions for 7:0 on legacy processors
-- 
1.5.5.1

