{"vcs1":{"timestamp_begin":1731484270.694461537, "rt":2.07, "ut":0.77, "st":0.24}}
{"vcselab":{"timestamp_begin":1731484272.852446851, "rt":1.26, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1731484274.186264543, "rt":0.44, "ut":0.18, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731484269.989615235}
{"VCS_COMP_START_TIME": 1731484269.989615235}
{"VCS_COMP_END_TIME": 1731484277.365956806}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231552}}
