// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\dvbs2hdlTransmitterCore\dvbs2hdlTransmitterCore_Read_Offset_Address_Signals_Generator.v
// Created: 2024-01-10 13:49:59
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: dvbs2hdlTransmitterCore_Read_Offset_Address_Signals_Generator
// Source Path: dvbs2hdlTransmitterCore/DVB-S2 Tx/Interleaver/DVB-S2 HDL Interleaver/RAM Address Generator/Read Offset 
// Address/Read Offset Address Signals Generato
// Hierarchy Level: 7
// Model version: 4.5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module dvbs2hdlTransmitterCore_Read_Offset_Address_Signals_Generator
          (clk,
           reset,
           enb,
           maxR,
           chkwrAddrEnd,
           maxC,
           modcodIs12,
           wrAddr,
           wrEnb,
           modIdx,
           curCorROut,
           maxRorCOut,
           curRorCOut,
           startOut,
           endOut,
           readValid);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] maxR;  // uint16
  input   [15:0] chkwrAddrEnd;  // uint16
  input   [2:0] maxC;  // ufix3
  input   modcodIs12;
  input   [15:0] wrAddr;  // uint16
  input   wrEnb;
  input   [1:0] modIdx;  // ufix2
  output  [2:0] curCorROut;  // ufix3
  output  [15:0] maxRorCOut;  // uint16
  output  [15:0] curRorCOut;  // uint16
  output  startOut;
  output  endOut;
  output  readValid;


  wire [15:0] Subsystem_out1;  // uint16
  wire Relational_Operator_relop1;
  wire Logical_Operator_out1;
  wire [15:0] FIFO_3_Variables_out1;  // uint16
  wire [2:0] FIFO_3_Variables_out2;  // ufix3
  wire FIFO_3_Variables_out3;


  dvbs2hdlTransmitterCore_Subsystem_block u_Subsystem (.chkwrAddrEnd(chkwrAddrEnd),  // uint16
                                                       .Out1(Subsystem_out1)  // uint16
                                                       );

  assign Relational_Operator_relop1 = Subsystem_out1 == wrAddr;



  assign Logical_Operator_out1 = Relational_Operator_relop1 & wrEnb;



  dvbs2hdlTransmitterCore_FIFO_3_Variables u_FIFO_3_Variables (.clk(clk),
                                                               .reset(reset),
                                                               .enb(enb),
                                                               .maxR(maxR),  // uint16
                                                               .push(Logical_Operator_out1),
                                                               .pop(endOut),
                                                               .maxC(maxC),  // ufix3
                                                               .modcodis12(modcodIs12),
                                                               .vMaxR(FIFO_3_Variables_out1),  // uint16
                                                               .vMaxC(FIFO_3_Variables_out2),  // ufix3
                                                               .vMODCODis12(FIFO_3_Variables_out3)
                                                               );

  dvbs2hdlTransmitterCore_Control_Logic u_Control_Logic (.clk(clk),
                                                         .reset(reset),
                                                         .enb(enb),
                                                         .vMaxR(FIFO_3_Variables_out1),  // uint16
                                                         .chkwrAddrEnd(chkwrAddrEnd),  // uint16
                                                         .vMaxC(FIFO_3_Variables_out2),  // ufix3
                                                         .vModCodIs12(FIFO_3_Variables_out3),
                                                         .wrAddr(wrAddr),  // uint16
                                                         .wrEnb(wrEnb),
                                                         .modIdx(modIdx),  // ufix2
                                                         .curCorROut(curCorROut),  // ufix3
                                                         .maxRorCOut(maxRorCOut),  // uint16
                                                         .curRorCOut(curRorCOut),  // uint16
                                                         .startOut(startOut),
                                                         .endOut(endOut),
                                                         .readValid(readValid)
                                                         );

endmodule  // dvbs2hdlTransmitterCore_Read_Offset_Address_Signals_Generator

