
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2020-08-18" />
<meta name="CreateTime" content="1597817505" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="How to migrate your design simulations from SpectreVerilog or UltraSimVerilog to AMS Designer." />
<meta name="DocTitle" content="SpectreVerilog/UltraSimVerilog Migration to AMS Designer" />
<meta name="DocType" content="Migration" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="migrateToAMS" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-18" />
<meta name="ModifiedTime" content="1597817505" />
<meta name="NextFile" content="setup.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="AMS Designer,Spectre" />
<meta name="Product" content="AMS Designer,Spectre" />
<meta name="ProductFamily" content="AMS Designer,Spectre" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="SpectreVerilog/UltraSimVerilog Migration to AMS Designer -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="migrateToAMSICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="migrateToAMSTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="migrateToAMS.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="setup.html" title="Setting Up the Migration Example">Setting Up the Migration Examp ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>SpectreVerilog/UltraSimVerilog Migration to AMS Designer<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="setup.html#pgfId-1036749">1</a></h2>
<h2> <a id="pgfId-16377"></a><a href="setup.html#pgfId-1036750">Setting Up the Migration Example</a></h2>
<p> <a id="pgfId-16379"></a><a href="setup.html#pgfId-1036795">Features of the Migration Example</a></p>
<p> <a id="pgfId-16381"></a><a href="setup.html#pgfId-1036805">Testbench for the PLL Design</a></p>
<p> <a id="pgfId-16383"></a><a href="setup.html#pgfId-1036815">Inside the PLL_160MHZ Instance</a></p>
<h2> <a href="simulateAMSD.html#pgfId-1039886">2</a></h2>
<h2> <a id="pgfId-16387"></a><a href="simulateAMSD.html#pgfId-1039888">Using the Spectre AMS Designer Simulator</a></h2>
<p> <a id="pgfId-16389"></a><a href="simulateAMSD.html#pgfId-1039942">Changing the Simulator to AMS Designer</a></p>
<p> <a id="pgfId-16391"></a><a href="simulateAMSD.html#pgfId-1039958">Loading the State File for AMS Designer</a></p>
<p> <a id="pgfId-16393"></a><a href="simulateAMSD.html#pgfId-1039975">Selecting and Customizing Connect Rules for AMS Designer</a></p>
<p> <a id="pgfId-16395"></a><a href="simulateAMSD.html#pgfId-1040064">Setting Netlister and Run Modes</a></p>
<p> <a id="pgfId-16397"></a><a href="simulateAMSD.html#pgfId-1040080">Viewing Options</a></p>
<dd> <a id="pgfId-16399"></a><a href="simulateAMSD.html#pgfId-1040102">Viewing Analog (Spectre) Options</a></dd>
<dd> <a id="pgfId-16401"></a><a href="simulateAMSD.html#pgfId-1040114">Viewing FastSPICE (UltraSim) Options</a></dd>
<dd> <a id="pgfId-16403"></a><a href="simulateAMSD.html#pgfId-1040127">Viewing AMS Options</a></dd>
<p> <a id="pgfId-16405"></a><a href="simulateAMSD.html#pgfId-1040139">Netlisting and Running</a></p>
<p> <a id="pgfId-16407"></a><a href="simulateAMSD.html#pgfId-1040162">Viewing Waveforms</a></p>
<p> <a id="pgfId-16409"></a><a href="simulateAMSD.html#pgfId-1040166">Displaying Partitions</a></p>
<p> <a id="pgfId-16411"></a><a href="simulateAMSD.html#pgfId-1040190">Understanding Connect Rules and Disciplines in AMS Designer</a></p>
<p> <a id="pgfId-16413"></a><a href="simulateAMSD.html#pgfId-1040202">Simulating the Design Using the Spectre Solver</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="setup.html" id="nex" title="Setting Up the Migration Example">Setting Up the Migration Examp ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>