Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Jun 20 15:42:32 2023
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file etl_test_fw_control_sets_placed.rpt
| Design       : etl_test_fw
| Device       : xcku040
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1811 |
|    Minimum number of control sets                        |  1811 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1303 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1811 |
| >= 0 to < 4        |   192 |
| >= 4 to < 6        |   318 |
| >= 6 to < 8        |    91 |
| >= 8 to < 10       |   263 |
| >= 10 to < 12      |    99 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    64 |
| >= 16              |   759 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12510 |         3027 |
| No           | No                    | Yes                    |            2367 |          923 |
| No           | Yes                   | No                     |           10542 |         2311 |
| Yes          | No                    | No                     |            3970 |          927 |
| Yes          | No                    | Yes                    |            3362 |         1395 |
| Yes          | Yes                   | No                     |           12218 |         2468 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                       Clock Signal                                                      |                                                                                                                                                                                      Enable Signal                                                                                                                                                                                     |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                            |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/reset_fifo                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |         1.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | cylon2_inst/CE0                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/ongoing_write_s_reg_n_0                                                                                                                                                       |                1 |              1 |         1.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0] | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/rst_o_reg_0                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0] | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                            |                1 |              1 |         1.00 |
| ~system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                            |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | system_clocks_inst/inst/locked                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/sta_headerLocked_s_reg_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/ongoing_read_s_reg_n_0                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | reset                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/sta_headerLocked_s_reg_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_data_reg[valid_n_0_]                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_reset_n                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[5]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[3]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[4]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[2]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[6]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[9]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[7]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[8]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[10]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[11]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[12]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[13]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[14]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[1]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[0]                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/internal_ram_selector/send_pending_i[1]                                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/internal_ram_selector/send_pending_i[0]                                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/state                                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_reset_n                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[11]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[4]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[5]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[6]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[9]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_INT_PIPE0                                                                                                                                        |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[7]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[8]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[10]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/set_addr_int1                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[12]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                                                                              | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[13]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[14]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/OPCODE                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[15]                                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_5[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr[0]_i_3_n_0 |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr[0]_i_2_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/start_wr_s0_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/send_pending_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/trans/iface/p_0_in                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_send_data.send_special_int_i_1_n_0                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/upd_flag                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/data_out[1]_i_1_n_0                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_len_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/status_buffer/async_history_block.written_i_1_n_0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_mux[1]_i_1_n_0                                                                                                                                                                                                                                                               | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/tx_data_o[1]_i_1_n_0                                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_pending_i[15]                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ping.pkt_data[19]_i_1_n_0                                                                                                                                                                                                                                                                                                             | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/p_21_in                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_mux[1]_i_1_n_0                                                                                                                                                                                                                                                               | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/resend.pkt_data[13]_i_1_n_0                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[0]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_mux_sel_0_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[1]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[2]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_transactor/E[3]                                                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                              | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr[0]_i_3_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr[0]_i_2_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                              | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/state                                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_reset_n_reg_n_0                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/FSM_onehot_stateBitSlip[2]_i_1__0_n_0                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_reset_n_reg_n_0                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                2 |              3 |         1.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              3 |         1.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXRUNDISP_INT                                                                                                                                          |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/consecFalseHeaders0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | ext_trigger_inst/ext_trigger_320                                                                                                                                                                                                                                                                                                                                                       | ext_trigger_inst/ext_rx_gen.trigger_cnt[2]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE[1]                                                                                                              |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/high_lvl_cnter                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/hdlc_state                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/state_machine.state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/arp.pkt_drop_reg[0]                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/cmd_len_1                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/SR[0]                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/pay_len[14]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/p_1_out[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/trans/sm/err_d                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/FSM_sequential_hdlc_state[2]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/ctrl_cnt                                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/rst0                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/hdlcproc.high_lvl_cnter[2]_i_1__0_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/tx_fifo_rst_cnt[2]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/tx_fifo_rst_cnt0                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | x_flashsm_ipb/FSM_onehot_flash_sm[2]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                        | x_flashsm_ipb/sm_reset                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | cylon2_inst/next_adr                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | x_flashsm_l1a/FSM_onehot_flash_sm[2]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | x_flashsm_l1a/sm_reset                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                                                                                                               | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                                                                 | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                 | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                                                                                                               | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                                                                 | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                 | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/MDC_RISING_OUT                                                                                                                                                                                                             | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/consecFalseHeaders0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/FSM_onehot_stateBitSlip[2]_i_1_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_reset_n                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                                                                                                                            | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                 | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                                                                                                                                            | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                                                                                                                             | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                 | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                                                                                                                                             | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/reg_data_reg[263][2][0]                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_1[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_2[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__14_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/resend/last_rx_last_reg                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/tx_filler_generator_inst/state[2]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__19_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/send_block.send_i_reg0                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/write_block.write_i_reg0                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/status/E[0]                                                                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/tx_main/addr_to_set_int                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rarp.pkt_mask_reg[37]                                                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/rarp.pkt_data[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/write_block.write_i_reg0                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_selector/send_block.send_i[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[201]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[201]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[19]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[197]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[193]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[189]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[185]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[181]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[19]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[177]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[203]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[173]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[169]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[167]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[163]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[15]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[159]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[155]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[151]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[53]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[197]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[83]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[7]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[79]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[75]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[71]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[65]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[61]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[57]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[147]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[49]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[45]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[41]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[37]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[31]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[27]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[23]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[49]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[83]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[7]_i_1__0_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[79]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[75]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[71]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[65]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[61]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[57]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[53]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[87]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[45]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[41]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[3]_i_1__0_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[37]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[31]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[27]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[23]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[203]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[117]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[143]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[139]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[135]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[133]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[129]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[121]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[11]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[125]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[193]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[113]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[109]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[105]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/shiftPsAddr                                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_reset_n                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[99]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[95]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[91]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[105]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/encode_8b10b/DOUT[5]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                   |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[139]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/mpx0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG                                                                                                                                                                                                                                               | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[135]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[133]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[129]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[121]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[11]_i_1__0_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[125]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[117]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[113]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[109]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[87]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                          |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/shiftPsAddr                                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_reset_n_reg_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[143]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[189]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[91]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[95]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[99]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/hdlcproc.reg_pos[3]_i_1__0_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/hdlcproc.offset_pos[3]_i_1__0_n_0                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/len_o[3]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[185]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/meq_min_reg_0                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[181]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[177]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/offset_pos                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[2]0_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[2]0[4]                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[2]0_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[2]0[0]                                                                                                                                                               |                3 |              4 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/rx_empty_o1                                                                                                                                                                                                                                                       | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[147]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[169]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[167]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[163]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[15]_i_1__0_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/extender_inst/cnt[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/extender_inst/d0                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[159]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[155]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[151]_i_1__0_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg                                                                                                  |                1 |              4 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0                                                                                                                   |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/FSM_sequential_rx_state[3]_i_1_n_0                                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_o[7]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/Deserializer_inst/wr                                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_decoder_inst/fec12_correction_pattern_o[173]_i_1__0_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_udp_counter.counting_reg__0                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_udp_counter.counter[4]_i_1_n_0                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                    |                2 |              5 |         2.50 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/rst_in_meta_i_1_n_0                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                2 |              5 |         2.50 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/resetDoneSynch_rx/rst_in_meta_i_1__0_n_0                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |         5.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                2 |              5 |         2.50 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                4 |              5 |         1.25 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | cylon1_inst/next_adr                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ARP/load_buf                                                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/set_addr_int1                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ARP/set_addr                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/set_addr                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/enable_buf_reg[1]_0[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/wr_command_s                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/wr_ptr[4]_i_1_n_0                                                                                                                                |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/reg_pos_2                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_build_data.udpram_end_addr_int[12]_i_2_n_0                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_build_data.udpram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/consecCorrectHeaders0                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/lockFSM_proc.consecCorrectHeaders[4]_i_1_n_0                                                                                                                           |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_2/reset_sync6_0                                                                                                                                                         |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_out                                                                                                                                                             |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/reset_sync_inter_clk/reset_out                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/resend/pkt_resend                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  clk_in320                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/mac_rx_reset_reg                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                                                                                                         | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_1_n_0                                                                                                                                                                                                                  | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                2 |              5 |         2.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET0                                                                                                                                                                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                2 |              5 |         2.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/reset_sync_inter_clk/reset_out                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/cplllock_out[0]                                  |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div_stage2/reg5                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/mac_rx_reset_reg                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  clk_osc300                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0   |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div_stage1/reg5                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0   |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/core_resets_i/tx_rst                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/core_resets_i/rst_125_out                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/cplllock_out[0]                                  |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/rarp_buf[1]                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/consecCorrectHeaders0                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/lockFSM_proc.consecCorrectHeaders[4]_i_1__0_n_0                                                                                                                        |                1 |              5 |         5.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__8_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__8_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/tx_reset_i0                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__0_n_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__0_n_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__22_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__22_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__16_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__16_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int[5]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__2_n_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__2_n_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/status/set_addr_buf1                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__7_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__7_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__12_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__12_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/enable_buf_reg[1]_0[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2_n_0                                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__13_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__13_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__6_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__6_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__11_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__11_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__14_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__14_n_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__4_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__4_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__5_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__5_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/configuration_vector[3]                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_selector_inst/data_sel[5]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__3_n_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__3_n_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__15_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__15_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/m_axis_tvalid_pipe_reg_reg[1]                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__9_n_0                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__9_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__17_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__17_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/bitSlipCounter_s[5]_i_1__0_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_reset_n_reg_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__1_n_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__1_n_0                                                                                                                                                         |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__20_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__20_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/timer0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/clkSlipProcess.timer[5]_i_1__0_n_0                                                                                                                                     |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__10_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__10_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2]_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/reset_sync_output_clk/SR[0]                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/timer0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/clkSlipProcess.timer[5]_i_1_n_0                                                                                                                                        |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_47[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/do_cksum.payload_len[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__19_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__19_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__18_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__18_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                                                                                                                             | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                4 |              6 |         1.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/bitSlipCounter_s[5]_i_1_n_0                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_reset_n                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/bitslip_cnt[5]_i_2__21_n_0                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/bitslip_cnt[5]_i_1__21_n_0                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | device_dna_inst/busy                                                                                                                                                                                                                                                                                                                                                                   | reset                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__13_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__13_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__18_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__18_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__0_n_0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__0_n_0                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__20_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__20_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__5_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__5_n_0                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__14_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__14_n_0                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__19_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__19_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__10_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__10_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__8_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__8_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__21_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__21_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/upcnt[7]_i_1__20_n_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/upcnt[7]_i_1__19_n_0                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__16_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__16_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__22_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__22_n_0                                                                                                                                                    |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__7_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__7_n_0                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__9_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__9_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__3_n_0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__3_n_0                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__1_n_0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__1_n_0                                                                                                                                                      |                2 |              7 |         3.50 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | reset                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__2_n_0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__2_n_0                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__12_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__12_n_0                                                                                                                                                     |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__11_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__11_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__6_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__6_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__17_n_0                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__17_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/nbCheckedHeaders0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/lpgbtfpga_framealigner_inst/lockFSM_proc.nbCheckedHeaders[6]_i_1_n_0                                                                                                                               |                3 |              7 |         2.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/bt_val_rawa                                                                                                                                                                                                                                                                                  | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2_n_0                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_data[22]_i_1_n_0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/sel                                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/watchdog_cnt[6]_i_1_n_0                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/nbCheckedHeaders0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/lpgbtfpga_framealigner_inst/lockFSM_proc.nbCheckedHeaders[6]_i_1__0_n_0                                                                                                                            |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__4_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__4_n_0                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/data_frame_cnt[7]_i_2__15_n_0                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/data_frame_cnt[7]_i_1__15_n_0                                                                                                                                                     |                2 |              7 |         3.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_1_n_0                                                                                                                                                                                                                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/pay_len[6]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__0_n_0                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/rx_state_mon_arr[22][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/crc[7]_i_2__0_n_0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/crc[7]_i_1__0_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/shift_buf1                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/crc[7]_i_2__10_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/crc[7]_i_1__10_n_0                                                                                                                                                               |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__10_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/addr_reg[8]_3[0]                                                                                                                                                                                                                                                                                                                                           | control_inst/reset                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/ip_pkt.pkt_mask_reg[33]                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/ip_pkt.pkt_mask_reg[33]_0                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/addr_reg[8]_1[0]                                                                                                                                                                                                                                                                                                                                           | control_inst/reset                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_len_int[15]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/addr_reg[8][0]                                                                                                                                                                                                                                                                                                                                             | control_inst/reset                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/p_0_in                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                                                                                                                                                         | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                                                                                                                                                         | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__3_n_0                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/rx_state_mon_arr[6][2]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/send_data.mac_tx_data_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/tx_main/send_data.mac_tx_data_int[7]_i_1_n_0                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/crc[7]_i_2__2_n_0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/crc[7]_i_1__2_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_build_data.int_data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/rx_state_mon_arr[2][2]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_build_data.udpram_end_addr_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                  | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_build_data.udpram_end_addr_int[7]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_send_data.special_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/tx_main/udp_send_data.special_int[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/pkt_payload_drop_sig_reg_0                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__2_n_0                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/crc[7]_i_2__1_n_0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/crc[7]_i_1__1_n_0                                                                                                                                                                 |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__1_n_0                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/wishbone_fifo_reader_inst/words_todo_buf0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1_n_0                                                                                                                                                                                                                                                 | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__7_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/rx_state_mon_arr[14][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/crc[7]_i_2__6_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/crc[7]_i_1__6_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/crc[7]_i_2_n_0                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/crc[7]_i_1_n_0                                                                                                                                                                    |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__4_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__6_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/crc[7]_i_2__5_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/crc[7]_i_1__5_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/crc[7]_i_2__4_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/crc[7]_i_1__4_n_0                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/rx_state_mon_arr[10][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__5_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/build_packet.buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/status_we0                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/crc[7]_i_2__9_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/crc[7]_i_1__9_n_0                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/load_buf                                                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/ipbus/udp_if/ping/shift_buf1                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/build_packet.buf_to_load_int[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/build_packet.buf_to_load_int[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                       | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__9_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/do_cksum.payload_len[13]_i_1_n_0                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/rx_state_mon_arr[18][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/do_cksum.int_data_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/address_block.low_addr_i_reg[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/build_packet.payload_len[7]_i_1_n_0                                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/build_packet.payload_len[15]_i_1_n_0                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/crc[7]_i_2__8_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/crc[7]_i_1__8_n_0                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/arp.pkt_mask_reg[41]                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/arp.pkt_data[7]_i_1_n_0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/build_packet.buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                                                                                                                                       | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/words_done0                                                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/ipbus/trans/sm/FSM_onehot_state_reg[4]_0[0]                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__8_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/E[0]                                                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/ipbus/trans/sm/timer0                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[8]_0[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/crc[7]_i_2__7_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/crc[7]_i_1__7_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/wishbone_fifo_reader_inst/words_todo[7]_i_1_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[4]_1                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/length_int[15]_i_1_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/length_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/reg_adr_int[7]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/reg_adr_int[15]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/Deserializer_inst/data_o0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[0]_0                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[1]_2                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[2]_3                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[3]_4                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_o[7]_i_1_n_0                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[5]_5                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[6]_6                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[7]_7                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[8][7]_i_1__0_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                5 |              8 |         1.60 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_rx_inst/update_crc                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo[14][7]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[0]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[10]0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__13_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/crc[7]_i_2__13_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/crc[7]_i_1__13_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__14_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[11]0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/crc[7]_i_2__14_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/crc[7]_i_1__14_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/rx_state_mon_arr[34][2]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__15_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/crc[7]_i_2__15_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/crc[7]_i_1__15_n_0                                                                                                                                                                |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[4][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[6][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[7][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[9][7]_i_1_n_0                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[0][7]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | ttc_inst/l1a                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[3][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_reset_n                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_reset_n_reg_n_0                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[8]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[12]0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[13]0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[15]0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[1]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[3]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[4]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[5]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[6]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[7]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/fifo_reg[9]0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/parity[7]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/data_o[7]_i_1__2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/E[0]                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/write_o_reg_0[0]                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[1][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[2][7]_i_1__0_n_0                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/rx_state_mon_arr[30][2]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/crc[7]_i_2__19_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/crc[7]_i_1__19_n_0                                                                                                                                                               |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__20_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__19_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/crc[7]_i_2__20_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/crc[7]_i_1__20_n_0                                                                                                                                                               |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/rx_state_mon_arr[46][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__21_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/crc[7]_i_2__17_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/crc[7]_i_1__17_n_0                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/crc[7]_i_2__16_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/crc[7]_i_1__16_n_0                                                                                                                                                               |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/rx_state_mon_arr[38][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__17_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__16_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__18_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/crc[7]_i_2__18_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/crc[7]_i_1__18_n_0                                                                                                                                                               |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/rx_state_mon_arr[42][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__11_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__12_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                8 |              8 |         1.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/rx_state_mon_arr[50][2]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/crc[7]_i_2__3_n_0                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/crc[7]_i_1__3_n_0                                                                                                                                                                 |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/crc[7]_i_2__22_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/crc[7]_i_1__22_n_0                                                                                                                                                               |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/crc[7]_i_2__12_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/crc[7]_i_1__12_n_0                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                6 |              8 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/buf[47]_i_1__22_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/Q[2]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/crc[7]_i_2__11_n_0                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/crc[7]_i_1__11_n_0                                                                                                                                                                |                6 |              8 |         1.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/crc[7]_i_2__21_n_0                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/crc[7]_i_1__21_n_0                                                                                                                                                               |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_tx_inst/data_o0                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_next                                                                                                                                                                                                                                                                                                  | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[48]                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/p_0_in[32]                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |                7 |              8 |         1.14 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2]_0                                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2][7]_i_1_n_0                                                                                                                                             |                6 |              9 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/iface/raddr0                                                                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/SR[0]                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/iface/waddr03_out                                                                                                                                                                                                                                                                                                                                       | eth.eth_infra_inst/ipbus/trans/iface/waddr                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                   |                4 |              9 |         2.25 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/rxclk_rd_1                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/SR[0]                                                                                                                                                              |                6 |              9 |         1.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                          | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                               |                4 |              9 |         2.25 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                        |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_selector_inst/timeout_cnt                                                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_selector_inst/timeout_cnt[8]_i_1_n_0                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/ARP/arp_send_reg_0                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                           |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                           |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                     |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                                                                                 | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                 |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/reset_in                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/gb0/read_enabler                                                                                                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/FSM_onehot_state_reg[1]_0[0]                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/align_state_reg[0]                                                                                                                                          |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                   |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                   | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                    | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                   | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_3[0]                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                    | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                5 |             10 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | ttc_inst/bxn[11]_i_1_n_0                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_1                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/ipbus/udp_if/payload/SR[0]                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | control_inst/reset                                                                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                5 |             11 |         2.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync6_0[0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/address_block.addr_int[10]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/bigendian.reliable_data[11]_i_1_n_0                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/E[0]                                                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/tx_main/SR[0]                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                6 |             11 |         1.83 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             11 |         2.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                5 |             11 |         2.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             11 |         3.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | ttc_inst/bc0                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/next_addr_block.addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                2 |             12 |         6.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                1 |             12 |        12.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/eqOp                                                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/counter_stg30                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                                                                                                                            | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                5 |             12 |         2.40 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/status_request.pkt_data[46]_i_1_n_0                                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                3 |             12 |         4.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_45[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_41[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/state_machine.end_addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                           |                3 |             13 |         4.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/ping/send_packet.next_state_reg[1]_inv_0[0]                                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/ping/send_packet.end_addr_i[12]_i_1_n_0                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_mux/do_ram_ready.ram_ready_int_reg_0[0]                                                                                                                                                                                                                                                                                                         | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/internal_ram_selector/req_send                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_ram_mux/E[0]                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/wr_ptr_reg[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                                     |                9 |             13 |         1.44 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1_n_0                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                           |                7 |             14 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_out                                                                                                                                                          |                5 |             14 |         2.80 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/rx_event.rxram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                1 |             15 |        15.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/mac_rx_reset                                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/tx_parity                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                  |                5 |             15 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/prbs_any_chk/prbs[0][1]_i_1__52_n_0                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |                4 |             15 |         3.75 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/iface/wctr0                                                                                                                                                                                                                                                                                                                                             | eth.eth_infra_inst/ipbus/trans/iface/p_0_in                                                                                                                                                                                                                                        |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                2 |             15 |         7.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/prbs_any_chk/p_2_in                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[0].dat_counter/local_count[15]_i_1__72_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[38].pkt_counter/local_count[15]_i_1__31_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[38].err_counter/local_count[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[36].pkt_counter/local_count[15]_i_1__32_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[36].err_counter/local_count[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[34].pkt_counter/local_count[15]_i_1__33_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[34].err_counter/local_count[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[32].pkt_counter/local_count[15]_i_1__34_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_next                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/eth/mac_rx_reset                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[32].err_counter/local_count[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[40].pkt_counter/local_count[15]_i_1__30_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/crc[12]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_3[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_6[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_4[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_3[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[48].pkt_counter/local_count[15]_i_1__26_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[30].err_counter/local_count[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/addr_reg[8]_0[0]                                                                                                                                                                                                                                                                                                                                           | control_inst/reset                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/ulfeccnt[0].uplink_fec_counter/local_count[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/ulfeccnt[0].uplink_fec_counter/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[8].pkt_counter/local_count[15]_i_1__44_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[8].err_counter/local_count[15]_i_1__20_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[6].pkt_counter/local_count[15]_i_1__45_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[6].err_counter/local_count[15]_i_1__21_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[50].pkt_counter/local_count[15]_i_1__25_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[50].err_counter/local_count[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[4].pkt_counter/local_count[15]_i_1__46_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[4].err_counter/local_count[15]_i_1__22_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[40].err_counter/local_count[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[48].err_counter/local_count[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[46].pkt_counter/local_count[15]_i_1__27_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[46].err_counter/local_count[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[44].pkt_counter/local_count[15]_i_1__28_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                  |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[44].err_counter/local_count[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[42].pkt_counter/local_count[15]_i_1__29_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[42].err_counter/local_count[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_6[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                   |                6 |             16 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               12 |             16 |         1.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rarp.pkt_mask_reg[37]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                        |               14 |             16 |         1.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                                                                                                                                                                      | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               13 |             16 |         1.23 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/ulfeccnt[1].uplink_fec_counter/local_count[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/ulfeccnt[0].uplink_fec_counter/SR[0]                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_7[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                   |                5 |             16 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_8[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_9[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_5[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/rctr01_out                                                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/trans/iface/rctr0                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[8].dat_counter/local_count[15]_i_1__68_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[16].err_counter/local_count[15]_i_1__16_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]                                                                                                                                                                 |                9 |             16 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[14].pkt_counter/local_count[15]_i_1__41_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[14].err_counter/local_count[15]_i_1__17_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[12].pkt_counter/local_count[15]_i_1__42_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[12].err_counter/local_count[15]_i_1__18_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[10].pkt_counter/local_count[15]_i_1__43_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[10].err_counter/local_count[15]_i_1__19_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[0].pkt_counter/local_count[15]_i_1__48_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[0].err_counter/local_count[15]_i_1__24_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[16].pkt_counter/local_count[15]_i_1__40_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[6].dat_counter/local_count[15]_i_1__69_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[50].dat_counter/local_count[15]_i_1__49_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[4].dat_counter/local_count[15]_i_1__70_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[48].dat_counter/local_count[15]_i_1__50_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_6[0]                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/resend.pkt_drop_reg[0]                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[46].dat_counter/local_count[15]_i_1__51_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[44].dat_counter/local_count[15]_i_1__52_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[42].dat_counter/local_count[15]_i_1__53_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[10].dat_counter/local_count[15]_i_1__67_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[38].dat_counter/local_count[15]_i_1__55_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_11[0]                                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[30].pkt_counter/local_count[15]_i_1__35_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[2].pkt_counter/local_count[15]_i_1__47_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[2].err_counter/local_count[15]_i_1__23_n_0                                                                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_2[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[28].pkt_counter/local_count[15]_i_1__36_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[28].err_counter/local_count[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[22].pkt_counter/local_count[15]_i_1__37_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_14[0]                                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_13[0]                                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_12[0]                                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[40].dat_counter/local_count[15]_i_1__54_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_10[0]                                                                                                                                                                                                                                                                                                              | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_0[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg[0]                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_1[0]                                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[22].err_counter/local_count[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/local_count[15]_i_1__38_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].err_counter/local_count[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[18].pkt_counter/local_count[15]_i_1__39_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[18].err_counter/local_count[15]_i_1__15_n_0                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[34].dat_counter/local_count[15]_i_1__57_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[12].dat_counter/local_count[15]_i_1__66_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[14].dat_counter/local_count[15]_i_1__65_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_tx_inst/l1a_dly_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[16].dat_counter/local_count[15]_i_1__64_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[18].dat_counter/local_count[15]_i_1__63_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[20].dat_counter/local_count[15]_i_1__62_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[22].dat_counter/local_count[15]_i_1__61_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[28].dat_counter/local_count[15]_i_1__60_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[36].dat_counter/local_count[15]_i_1__56_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/local_count[15]_i_1__71_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[30].dat_counter/local_count[15]_i_1__59_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_frame_cnt                                                                                                                                                                                                                                                                                              | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/valid_o1                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[32].dat_counter/local_count[15]_i_1__58_n_0                                                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_46[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                6 |             18 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                                                                                                                     |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                6 |             18 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                6 |             18 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                2 |             18 |         9.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                6 |             18 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                             |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                3 |             18 |         6.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                            |                5 |             18 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                5 |             18 |         3.60 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                          | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SR[0]                                                                                                                                |                5 |             19 |         3.80 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                         |                8 |             20 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | x_flashsm_ipb/FSM_onehot_flash_sm_reg_n_0_[1]                                                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | x_flashsm_l1a/FSM_onehot_flash_sm_reg_n_0_[1]                                                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_48[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             20 |        10.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_ram_mux/ram_ready                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/tx_filler_generator_inst/tlast_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             21 |         4.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | cylon2_inst/ready                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             21 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                        |               20 |             21 |         1.05 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             21 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_44[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |               16 |             24 |         1.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_42[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_39[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_38[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_43[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |               13 |             24 |         1.85 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_o[7]_i_2_n_0                                                                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/gbt_ic_rx_1/data_o[7]_i_1_n_0                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/src_reg[0]_rep__0_40[0]                                                                                                                                                                                                                                                                                                                                    | control_inst/reset                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_rx_inst/E[0]                                                                                                                                                                                                                                                                                                          | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               13 |             25 |         1.92 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                                                                                                                                                                                                                             | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_1                                                                                                                                                                                                                                                                                                             | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                           |               12 |             25 |         2.08 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               11 |             25 |         2.27 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rate_counter_inst/timer                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                      | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                      | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/pkt_counter_inst/timer                                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                8 |             27 |         3.38 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                6 |             27 |         4.50 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                7 |             27 |         3.86 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                        |                9 |             27 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                         |                8 |             27 |         3.38 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/addr_reg[9]_0[0]                                                                                                                                                                                                                                                                                                                                           | control_inst/reset                                                                                                                                                                                                                                                                 |               19 |             28 |         1.47 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/clkdiv/rst_b                                                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | progress_bar_1/rate[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | reset                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/reset_ipb_reg_0                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |                6 |             28 |         4.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             28 |         7.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                                                           |                7 |             28 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[9]_0[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |               20 |             28 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                2 |             28 |        14.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/FSM_onehot_state_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               16 |             29 |         1.81 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | ttc_inst/l1a                                                                                                                                                                                                                                                                       |                7 |             29 |         4.14 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                7 |             30 |         4.29 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               11 |             30 |         2.73 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1__0_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               10 |             30 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | device_dna_inst/busy                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             31 |         5.17 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk320_frequency_counter_inst/count_a[31]_i_1__0_n_0                                                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk300_frequency_counter_inst/count_a[31]_i_1__3_n_0                                                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk40_frequency_counter_inst/count_a[31]_i_1_n_0                                                                                                                                                                                                                     |                4 |             31 |         7.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk125_frequency_counter_inst/count_a[31]_i_1__2_n_0                                                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[1].txclk_frequency_counter_inst/count_a[31]_i_1__7_n_0                                                                                                                                                                                                      |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[0].txclk_frequency_counter_inst/count_a[31]_i_1__5_n_0                                                                                                                                                                                                      |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[0].rxclk_frequency_counter_inst/count_a[31]_i_1__4_n_0                                                                                                                                                                                                      |                4 |             31 |         7.75 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[1].rxclk_frequency_counter_inst/count_a[31]_i_1__6_n_0                                                                                                                                                                                                      |                4 |             31 |         7.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/m_axis_tvalid_pipe_reg_reg[1]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               11 |             31 |         2.82 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.refclk_frequency_counter_inst/count_a[31]_i_1__1_n_0                                                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__59_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__64_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__60_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__57_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__58_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__73_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__74_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__71_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__72_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__69_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__70_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__43_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__44_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__45_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__46_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__22_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/trans/sm/src_reg[0]_rep[0]                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__19_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__20_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__21_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__62_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__23_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__24_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__77_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__78_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__63_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__48_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__61_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__18_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__9_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__10_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[14].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__11_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__12_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__13_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__14_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__15_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__16_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__17_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__8_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__53_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__54_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/src_reg[0]_rep_6[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | freq_counters.clk40_frequency_counter_inst/count[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/lost_word_counter/count[31]_i_1_n_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | device_dna_inst/busy                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__49_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__50_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__51_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__52_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                                                                                                                                                  | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__55_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__56_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__47_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__0_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__1_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__2_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__3_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__4_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[17].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__5_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__6_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__7_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__97_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__103_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__90_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__104_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__101_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__102_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__99_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__100_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__83_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__84_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__106_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__98_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__37_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__38_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__35_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__36_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__33_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__34_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__89_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__31_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__87_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__75_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__76_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__25_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__26_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__81_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__82_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__79_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__80_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__40_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__92_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__42_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__39_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__41_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__109_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__110_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/prbs_err_counter/count[31]_i_1__1_n_0                                                                                                                                              |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__107_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__108_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__105_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__68_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[15].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__28_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__65_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__66_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/rmw_write                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__67_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/ack                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__95_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/payload/do_ipbus_hdr.ipbus_hdr_int_reg0                                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__96_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/iface/rxf0                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__85_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/trans/sm/src_reg[0]_rep_3[0]                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__86_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/trans/sm/src_reg[0]_rep_2[0]                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[6]_1[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__32_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__91_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__94_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__93_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__29_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/pkt_counter_inst/count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/pkt_counter_inst/timer                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/pkt_counter_inst/rate_o[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/src_reg[0]_rep_5[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[16].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__88_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/trans/sm/addr_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                     | control_inst/reset                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/prbs_err_counter/local_count[0]_i_1__30_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/upcnt_err_counter/local_count[0]_i_1__27_n_0                                                                                                                                                                                                                                           | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk40_frequency_counter_inst/count[31]_i_1_n_0                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[0].rxclk_frequency_counter_inst/count[31]_i_1__4_n_0                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[21].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               13 |             32 |         2.46 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.clk40_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.clk320_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[22].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1__0_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[23].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[20].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               18 |             32 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[24].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/prbs_err_counter/count[31]_i_1__1_n_0                                                                                                                                              |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[25].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[26].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[27].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[14].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[15].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                5 |             32 |         6.40 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.txrxclks[0].rxclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[16].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.refclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[17].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               15 |             32 |         2.13 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1__0_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_regce_std.regce_pipe_inst/gen_pipe_bit[2].pipe_bit_inst/regceb                                                                                                                                                                                                                    | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[18].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[19].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_5[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[1].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_2[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg[0]                                                                                                                                                                                                                                                                                                                                            | control_inst/reset                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/dl_assign[0].downlink_data_reg[0][data]0                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[7].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1__0_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[8].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[9].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_in320                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.refclk_frequency_counter_inst/count[31]_i_1__1_n_0                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  clk_in320                                                                                                              | freq_counters.refclk_frequency_counter_inst/count[31]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_320                                                                                        | freq_counters.clk320_frequency_counter_inst/count[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[1].txclk_frequency_counter_inst/count[31]_i_1__7_n_0                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           | freq_counters.txrxclks[1].rxclk_frequency_counter_inst/count[31]_i_1__6_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[10].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                8 |             32 |         4.00 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[1].rxclk_frequency_counter_inst/count[31]_i_1__6_n_0                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[11].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1__0_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               13 |             32 |         2.46 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk125_frequency_counter_inst/count[31]_i_1__2_n_0                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1__0_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1__0_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1__0_n_0                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[2].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[1]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_regce_std.regce_pipe_inst/gen_pipe_bit[2].pipe_bit_inst/regceb                                                                                                                                                                                                                    | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                3 |             32 |        10.67 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.clk300_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.clk125_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_rx_inst/update_crc                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1_n_0                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[3].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                7 |             32 |         4.57 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/eth/eth_mac_1g_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[4].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                7 |             32 |         4.57 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | freq_counters.txrxclks[1].txclk_frequency_counter_inst/count[31]_i_1__7_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_regce_std.regce_pipe_inst/gen_pipe_bit[2].pipe_bit_inst/regceb                                                                                                                                                                                                                    | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                6 |             32 |         5.33 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[1]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[5].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                6 |             32 |         5.33 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[6].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.clk125_frequency_counter_inst/count[31]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[24].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[25].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[26].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[27].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[2].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[3].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[4].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[5].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/deserializer.cnter[31]_i_1_n_0                                                                                                              |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[6].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         | rate_counter_inst/count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | rate_counter_inst/timer                                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[18].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rate_counter_inst/rate_o[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[19].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[13].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/lost_word_counter/local_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                            | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/lost_word_counter/count[31]_i_1_n_0                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[1].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[20].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[21].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_regce_std.regce_pipe_inst/gen_pipe_bit[0].pipe_bit_inst/regceb                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |               25 |             32 |         1.28 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[22].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk320_frequency_counter_inst/count[31]_i_1__0_n_0                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/ulfeccnt[0].uplink_fec_counter/SR[0]                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[23].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_3[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.txrxclks[0].txclk_frequency_counter_inst/count[31]_i_1__5_n_0                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[0].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[1]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.txrxclks[2].rxclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.txrxclks[1].txclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          | freq_counters.txrxclks[0].rxclk_frequency_counter_inst/count[31]_i_1__4_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.txrxclks[1].rxclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  clk_osc125_ibuf_BUFG                                                                                                   | freq_counters.txrxclks[0].txclk_frequency_counter_inst/valid                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_0[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_1[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[10].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_4[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[11].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/strobe_r_reg_6[0]                                                                                                                                                                                                                                                                                                                                          | control_inst/reset                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |               14 |             32 |         2.29 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[12].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         | control_inst/ipbus_arb_inst/E[0]                                                                                                                                                                                                                                                                                                                                                       | control_inst/reset                                                                                                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[13].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[12].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                       |                7 |             32 |         4.57 |
|  clk_osc300                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                        | freq_counters.clk300_frequency_counter_inst/count[31]_i_1__3_n_0                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[7].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                            | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rarp.pkt_drop_reg[0]                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[8].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                8 |             32 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[0].pat_checker[9].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |               10 |             32 |         3.20 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | freq_counters.txrxclks[0].txclk_frequency_counter_inst/count[31]_i_1__5_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/prbs_err_counter/reset03_out                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_osc300                                                                                                             | freq_counters.clk300_frequency_counter_inst/count[31]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/uplink_prbs_checkers[1].pat_checker[0].pattern_checker_inst/upcnt_err_counter/reset0                                                                                                                                                            |                9 |             32 |         3.56 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_regce_std.regce_pipe_inst/gen_pipe_bit[2].pipe_bit_inst/regceb                                                                                                                                                                                                                    | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                           |                6 |             32 |         5.33 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txclk_0                                                                           | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.enb_pipe_reg[1]__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             34 |         2.27 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               19 |             34 |         1.79 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                    | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             35 |         5.83 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_1                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             35 |         8.75 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_inst/clkOutEn_s__0                                                                                                                                                                                                                                                                                      | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]                                                                                                                                                                 |                8 |             36 |         4.50 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |               26 |             36 |         1.38 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |               13 |             36 |         2.77 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               10 |             36 |         3.60 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               17 |             36 |         2.12 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                3 |             37 |        12.33 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |                4 |             37 |         9.25 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_fifo_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             37 |         6.17 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/arp.pkt_mask_reg[41]                                                                                                                                                                                                                                                                                                                    | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                7 |             39 |         5.57 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[1].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__15_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               26 |             40 |         1.54 |
|  rb_gen.datagen[0].xlx_ku_mgt_10g24_1/dest_clk                                                                          | rb_gen.datagen[0].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxclk_1                                                                           | rb_gen.datagen[1].mgt_cdc_lpgbt_to_fpga/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.datagen[0].mgt_cdc_fpga_to_lpgbt/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__11_n_0                                                                                                                                                       |               12 |             40 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__20_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__9_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               24 |             40 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__19_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               23 |             40 |         1.74 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__18_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__17_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               28 |             40 |         1.43 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__10_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               29 |             40 |         1.38 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__16_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             40 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__2_n_0                                                                                                                                                        |               15 |             40 |         2.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__15_n_0                                                                                                                                                       |               14 |             40 |         2.86 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__3_n_0                                                                                                                                                        |                6 |             40 |         6.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__0_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               27 |             40 |         1.48 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__14_n_0                                                                                                                                                       |                4 |             40 |        10.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__11_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__21_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             40 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__13_n_0                                                                                                                                                       |               11 |             40 |         3.64 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__16_n_0                                                                                                                                                      |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__12_n_0                                                                                                                                                       |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__1_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               29 |             40 |         1.38 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__22_n_0                                                                                                                                                      |                6 |             40 |         6.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__3_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               27 |             40 |         1.48 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__17_n_0                                                                                                                                                      |                8 |             40 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__18_n_0                                                                                                                                                      |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__19_n_0                                                                                                                                                      |               12 |             40 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__21_n_0                                                                                                                                                      |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__2_n_0                                                                                                                                                                                                                                          | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               28 |             40 |         1.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__20_n_0                                                                                                                                                      |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__8_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/arp.pkt_mask_reg[41]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1_n_0                                                                                                                                                                                                                                             | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__4_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               27 |             40 |         1.48 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/fifo_data_o[39]_i_1_n_0                                                                                                                                                           |                6 |             40 |         6.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__4_n_0                                                                                                                                                       |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__5_n_0                                                                                                                                                       |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__6_n_0                                                                                                                                                       |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__5_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               24 |             40 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__7_n_0                                                                                                                                                       |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__8_n_0                                                                                                                                                       |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__9_n_0                                                                                                                                                       |               10 |             40 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__6_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               22 |             40 |         1.82 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__7_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             40 |         1.60 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__10_n_0                                                                                                                                                      |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__0_n_0                                                                                                                                                        |                7 |             40 |         5.71 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/fifo_data_o[39]_i_1__1_n_0                                                                                                                                                        |                8 |             40 |         5.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__14_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               24 |             40 |         1.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__13_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               23 |             40 |         1.74 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__12_n_0                                                                                                                                                                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/DataOut[39]_i_1__22_n_0                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             40 |         1.54 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/ip_pkt.pkt_mask_reg[33]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               13 |             44 |         3.38 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rarp.pkt_mask_reg[37]                                                                                                                                                                                                                                                                                                                   | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |                5 |             45 |         9.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[9][7]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               12 |             48 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               11 |             49 |         4.45 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               11 |             49 |         4.45 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en_reg_0                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                               |               11 |             50 |         4.55 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | progress_bar_1/timer                                                                                                                                                                                                                                                               |                9 |             51 |         5.67 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/gae_rptr_p2.rdpp2_inst/E[0]                                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/fifo_sync_inst/sync.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                9 |             51 |         5.67 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | control_inst/rbgen[0].rb_en.READOUT_BOARD_wb_map_inst/ctrl[RX_FIFO_DATA_SRC]                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_selector_inst/state                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                               |               16 |             52 |         3.25 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |               13 |             54 |         4.15 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               28 |             56 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               24 |             56 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             56 |         2.15 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             56 |         2.24 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               24 |             56 |         2.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             56 |         2.15 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             56 |         2.24 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               30 |             56 |         1.87 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               27 |             56 |         2.07 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               22 |             56 |         2.55 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               20 |             56 |         2.80 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               23 |             56 |         2.43 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               28 |             56 |         2.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               25 |             56 |         2.24 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               22 |             56 |         2.55 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               25 |             56 |         2.24 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               25 |             56 |         2.24 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/downlink_gen[0].downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               13 |             56 |         4.31 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                       |               27 |             56 |         2.07 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_1/decoding_gearbox_inst/SR[0]                                                                                                                                                      |               26 |             56 |         2.15 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/CLK                                                                    |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               20 |             57 |         2.85 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               11 |             57 |         5.18 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             57 |         5.70 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/ip_pkt.pkt_mask_reg[33]                                                                                                                                                                                                                                                                                                                 | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |               13 |             60 |         4.62 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/eth/sgmii/U0/pcs_pma_block_i/gig_eth_pcs_pma_gmii_to_sgmii_bridge_core/gpcs_pma_inst/SRESET                                                                                                                                                                     |               20 |             60 |         3.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/timer/reset098_out                                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                     |               16 |             64 |         4.00 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/timer/local_count                                                                                                                                                                                                                                                                                                                                   | rb_gen.rbgen[0].readout_board_inst/timer/reset098_out                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | control_inst/rbgen[0].rb_en.READOUT_BOARD_wb_map_inst/ctrl[LPGBT][DAQ][UPLINK][RESET]_i_1_n_0                                                                                                                                                                                      |               44 |             65 |         1.48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               29 |             65 |         2.24 |
|  system_clocks_inst/inst/clk_40                                                                                         | ttc_inst/trig_gen_inst/urand_inf_1/E[0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               11 |             66 |         6.00 |
|  clk_osc125_ibuf_BUFG                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               17 |             66 |         3.88 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/wr_ptr                                                                                                                                                                                                                                               | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/rx_reset_i0                                                                                                                                                                                                         |               25 |             72 |         2.88 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_1                                                                                                                                                                                                                                                                                               | eth.eth_infra_inst/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch_reg_0[0]                                                                                                                                                                                                   |               11 |             78 |         7.09 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               25 |            103 |         4.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               23 |            103 |         4.48 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |               30 |            113 |         3.77 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | eth.eth_infra_inst/ipbus/udp_if/clock_crossing_if/async_event_reg                                                                                                                                                                                                                  |               32 |            120 |         3.75 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                                                                                                                                                | eth.eth_infra_inst/reset_ipb                                                                                                                                                                                                                                                       |               41 |            128 |         3.12 |
|  system_clocks_inst/inst/clk_40                                                                                         | eth.eth_infra_inst/ipbus/udp_if/rx_transactor/pkt_rcvd_reg_1                                                                                                                                                                                                                                                                                                                           | eth.eth_infra_inst/ipbus/udp_if/rx_transactor/pkt_rcvd_reg_0                                                                                                                                                                                                                       |               34 |            128 |         3.76 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                   |               44 |            130 |         2.95 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rdy_1_s                                                                                                                                                                                            |               50 |            202 |         4.04 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rdy_1_s                                                                                                                                                                                            |               63 |            206 |         3.27 |
|  system_clocks_inst/inst/clk_40                                                                                         | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               23 |            241 |        10.48 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/clk_dataFlag_o                                                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |               90 |            254 |         2.82 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/clk_dataFlag_o                                                                                                                                                                                                                                                  | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |               74 |            254 |         3.43 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               76 |            255 |         3.36 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                   |               80 |            255 |         3.19 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s                                                                                                                                          |               96 |            256 |         2.67 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s                                                                                                                                          |               92 |            256 |         2.78 |
|  eth.eth_infra_inst/eth/sgmii/U0/core_clocking_i/clk125_buf_0                                                           |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               78 |            260 |         3.33 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                   |               84 |            303 |         3.61 |
|  system_clocks_inst/inst/clk_320                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |              107 |            379 |         3.54 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_rx_cnt_gen[20].pkt_counter/SR[0]                                                                                                                                                                                                          |               77 |            384 |         4.99 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[1].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |               82 |            401 |         4.89 |
|  system_clocks_inst/inst/clk_320                                                                                        | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/clkEnOut_s_reg_n_0                                                                                                                                                                                                                                                                                     | rb_gen.rbgen[0].readout_board_inst/lpgbt_link_wrapper/uplink_gen[0].uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                 |               83 |            405 |         4.88 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        | rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0]                                                                                                                                                                                                       |              139 |            768 |         5.53 |
|  system_clocks_inst/inst/clk_40                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |             2762 |          12065 |         4.37 |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


