

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div4
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:21:24 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          146
LUT:            396
FF:             398
DSP:              0
BRAM:             0
SRL:             54
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    1.607
CP achieved post-implementation:    2.004
Timing met
