{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465366744932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465366744940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 08:19:04 2016 " "Processing started: Wed Jun  8 08:19:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465366744940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465366744940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_if_ddr3_emif_0_example_design_example -c mem_if_ddr3_emif_0_example_design_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_if_ddr3_emif_0_example_design_example -c mem_if_ddr3_emif_0_example_design_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465366744941 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1465366746008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465366746212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2l_noc-structural " "Found design unit 1: r2l_noc-structural" {  } { { "../../../src/root2leaf_noc/noc.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746754 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2l_noc " "Found entity 1: r2l_noc" {  } { { "../../../src/root2leaf_noc/noc.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2lrouterport-rtl " "Found design unit 1: r2lrouterport-rtl" {  } { { "../../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746767 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2lrouterport " "Found entity 1: r2lrouterport" {  } { { "../../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2lrouter-structural " "Found design unit 1: r2lrouter-structural" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746781 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2lrouter " "Found entity 1: r2lrouter" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-list " "Found design unit 1: schedule_table-list" {  } { { "../../../src/root/schedule_table.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/schedule_table.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746793 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../../src/root/schedule_table.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/schedule_table.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_table-list " "Found design unit 1: routing_table-list" {  } { { "../../../src/root/routing_table.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/routing_table.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746806 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_table " "Found entity 1: routing_table" {  } { { "../../../src/root/routing_table.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/routing_table.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/root_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/root_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_package " "Found design unit 1: root_package" {  } { { "../../../src/root/root_package.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root-rtl " "Found design unit 1: root-rtl" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746832 ""} { "Info" "ISGN_ENTITY_NAME" "1 root " "Found entity 1: root" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/refresh_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/refresh_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_timer-rtl " "Found design unit 1: refresh_timer-rtl" {  } { { "../../../src/root/refresh_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/refresh_timer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746845 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_timer " "Found entity 1: refresh_timer" {  } { { "../../../src/root/refresh_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/refresh_timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ping_timer-rtl " "Found design unit 1: ping_timer-rtl" {  } { { "../../../src/root/ping_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ping_timer " "Found entity 1: ping_timer" {  } { { "../../../src/root/ping_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /sshfs/s103060/example6/MemoryTree/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../../src/ocp/ocp_config.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /sshfs/s103060/example6/MemoryTree/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../../src/ocp/ocp.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/network_adapter/na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/network_adapter/na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_adapter-rtl " "Found design unit 1: network_adapter-rtl" {  } { { "../../../src/network_adapter/na.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/network_adapter/na.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746897 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_adapter " "Found entity 1: network_adapter" {  } { { "../../../src/network_adapter/na.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/network_adapter/na.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_noc-structural " "Found design unit 1: l2r_noc-structural" {  } { { "../../../src/leaf2root_noc/noc.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746912 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_noc " "Found entity 1: l2r_noc" {  } { { "../../../src/leaf2root_noc/noc.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_routerport-rtl " "Found design unit 1: l2r_routerport-rtl" {  } { { "../../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746927 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_routerport " "Found entity 1: l2r_routerport" {  } { { "../../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_router-structural " "Found design unit 1: l2r_router-structural" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746941 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_router " "Found entity 1: l2r_router" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/common/memorytree_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /sshfs/s103060/example6/MemoryTree/src/common/memorytree_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTreePackage " "Found design unit 1: MemoryTreePackage" {  } { { "../../../src/common/memorytree_package.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/memorytree_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-rtl " "Found design unit 1: fifo-rtl" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746967 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/src/avalon/avalon.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /sshfs/s103060/example6/MemoryTree/src/avalon/avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon " "Found design unit 1: avalon" {  } { { "../../../src/avalon/avalon.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/avalon/avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746979 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref mem_if_ddr3_emif_0_example_design_example.v(80) " "Verilog HDL Declaration warning at mem_if_ddr3_emif_0_example_design_example.v(80): \"ref\" is SystemVerilog-2005 keyword" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 80 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1465366746993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example " "Found entity 1: mem_if_ddr3_emif_0_example_design_example" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366746994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366746994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_d0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_d0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_d0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver_definitions (SystemVerilog) (mem_if_ddr3_emif_0_example_design_example) " "Found design unit 1: driver_definitions (SystemVerilog) (mem_if_ddr3_emif_0_example_design_example)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_definitions.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_boundary_addr_gen " "Found entity 1: burst_boundary_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/burst_boundary_addr_gen.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_LFSR num_lfsr lfsr_wrapper.sv(47) " "Verilog HDL Declaration information at lfsr_wrapper.sv(47): object \"NUM_LFSR\" differs only in case from object \"num_lfsr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_wrapper " "Found entity 1: lfsr_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/lfsr_wrapper.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_addr_gen " "Found entity 1: rand_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_burstcount_gen " "Found entity 1: rand_burstcount_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_burstcount_gen.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_num_gen " "Found entity 1: rand_num_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_num_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_seq_addr_gen " "Found entity 1: rand_seq_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rand_seq_addr_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_wrapper " "Found entity 1: scfifo_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/scfifo_wrapper.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seq_addr_gen " "Found entity 1: seq_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/seq_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_addr_gen " "Found entity 1: template_addr_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/template_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_stage " "Found entity 1: template_stage" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/template_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_csr " "Found entity 1: driver_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_traffic_gen_avl_use_be_avl_use_burstbegin " "Found entity 1: avalon_traffic_gen_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: block_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test_complete TEST_COMPLETE driver_fsm_avl_use_be_avl_use_burstbegin.sv(96) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(96): object \"test_complete\" differs only in case from object \"TEST_COMPLETE\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout TIMEOUT driver_fsm_avl_use_be_avl_use_burstbegin.sv(97) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(97): object \"timeout\" differs only in case from object \"TIMEOUT\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_fsm_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_fsm_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_compare_avl_use_be_avl_use_burstbegin " "Found entity 1: read_compare_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: single_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixv " "Found entity 1: altera_mem_if_dll_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_dll_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixv " "Found entity 1: altera_mem_if_oct_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_oct_stratixv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_c0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_c0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747726 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747726 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747740 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747740 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747765 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747777 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366747937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366747998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366747998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748114 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748114 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_pli_streaming.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748290 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748450 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1465366748631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748668 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748686 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748704 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748721 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748787 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748853 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748853 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366748942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748944 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366748996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366748996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749075 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749088 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749154 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465366749252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749254 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008 " "Found entity 2: mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_reset " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_reset" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_stratixv " "Found entity 1: altdq_dqs2_stratixv" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altdq_dqs2_stratixv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_if_ddr3_emif_0_example_design_example_if0_pll0 " "Found entity 1: mem_if_ddr3_emif_0_example_design_example_if0_pll0" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sshfs/s103060/example6/MemoryTree/testunits/ocpburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sshfs/s103060/example6/MemoryTree/testunits/ocpburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocpburst_testbench-rtl " "Found design unit 1: ocpburst_testbench-rtl" {  } { { "../../../testunits/ocpburst.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/testunits/ocpburst.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749775 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocpburst_testbench " "Found entity 1: ocpburst_testbench" {  } { { "../../../testunits/ocpburst.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/testunits/ocpburst.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noc_wrapper-rtl " "Found design unit 1: noc_wrapper-rtl" {  } { { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749792 ""} { "Info" "ISGN_ENTITY_NAME" "1 noc_wrapper " "Found entity 1: noc_wrapper" {  } { { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366749792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366749792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_if_ddr3_emif_0_example_design_example " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465366750747 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drv_status_pass mem_if_ddr3_emif_0_example_design_example.v(35) " "Output port \"drv_status_pass\" at mem_if_ddr3_emif_0_example_design_example.v(35) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465366750784 "|mem_if_ddr3_emif_0_example_design_example"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drv_status_fail mem_if_ddr3_emif_0_example_design_example.v(36) " "Output port \"drv_status_fail\" at mem_if_ddr3_emif_0_example_design_example.v(36) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465366750784 "|mem_if_ddr3_emif_0_example_design_example"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drv_status_test_complete mem_if_ddr3_emif_0_example_design_example.v(38) " "Output port \"drv_status_test_complete\" at mem_if_ddr3_emif_0_example_design_example.v(38) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465366750784 "|mem_if_ddr3_emif_0_example_design_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0 mem_if_ddr3_emif_0_example_design_example_if0:if0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "if0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_pll0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_pll0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "pll0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750827 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv(161) " "Verilog HDL Display System Task info at mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv(161): Using Regular pll emif simulation models" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_pll0.sv" 161 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1465366750834 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "p0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750842 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models mem_if_ddr3_emif_0_example_design_example_if0_p0.sv(375) " "Verilog HDL Display System Task info at mem_if_ddr3_emif_0_example_design_example_if0_p0.sv(375): Using Regular core emif simulation models" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 375 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1465366750852 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" "umemphy" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "ureset" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_afi_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_afi_clk" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset:ureset\|mem_if_ddr3_emif_0_example_design_example_if0_p0_reset_sync:ureset_avl_clk\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" "ureset_avl_clk" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_reset.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_datapath.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uwrite_datapath" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "oct_ena_source_extender" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366750999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_wdata_shifter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "afi_dm_shifter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath:uwrite_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uread_datapath" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_valid_predict\[0\].vfifo_out_qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "uvalid_select" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366751361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751362 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366751362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i6f " "Found entity 1: decode_i6f" {  } { { "db/decode_i6f.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/decode_i6f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366751516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366751516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i6f mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_i6f:auto_generated " "Elaborating entity \"decode_i6f\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_i6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].read_enable_from_lfifo_qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" "read_buffering\[0\].uread_read_fifo_hard" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366751638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" "uio_pads" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "dq_qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "wrdata_mask_qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "wrdata_en_qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "uaddress_pad" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ubank_pad" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ucs_n_pad" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "qr_to_hr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:hr_to_fr\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" "hr_to_fr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "ureset_n_pad" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:fr_ddio_out " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:fr_ddio_out\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" "fr_ddio_out" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752484 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 354 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366752484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_0se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_0se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_0se " "Found entity 1: ddio_out_0se" {  } { { "db/ddio_out_0se.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/ddio_out_0se.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366752606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366752606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_0se mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_0se:auto_generated " "Elaborating entity \"ddio_out_0se\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_0se:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" "clock_gen\[0\].uclk_generator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv:altdq_dqs2_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_altdqdqs.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx mem_if_ddr3_emif_0_example_design_example_if0:if0\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|afi_mux_ddr3_ddrx:m0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "m0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "s0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_rst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "cpu_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXV " "Parameter \"intended_device_family\" = \"STRATIXV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366752954 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366752954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9n1 " "Found entity 1: altsyncram_e9n1" {  } { { "db/altsyncram_e9n1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_e9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366753068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366753068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9n1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e9n1:auto_generated " "Elaborating entity \"altsyncram_e9n1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_e9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_scc_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 42 " "Parameter \"width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753227 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366753227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_8h02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_8h02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_8h02 " "Found entity 1: dpram_8h02" {  } { { "db/dpram_8h02.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/dpram_8h02.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366753340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366753340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_8h02 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_8h02:auto_generated " "Elaborating entity \"dpram_8h02\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_8h02:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_sv_wrapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_sv_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_mgr.sv" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_sv_phase_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_sv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_sv_phase_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_sv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_scc_sv_wrapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_reg_file_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753409 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366753409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n32 " "Found entity 1: altsyncram_4n32" {  } { { "db/altsyncram_4n32.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_4n32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366753534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366753534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4n32 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_4n32:auto_generated " "Elaborating entity \"altsyncram_4n32\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_4n32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "trk_mm_bridge" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_phy_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_data_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_rw_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ddr3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753664 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366753664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf42 " "Found entity 1: altsyncram_gf42" {  } { { "db/altsyncram_gf42.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_gf42.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366753780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366753780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gf42 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated " "Elaborating entity \"altsyncram_gf42\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366753916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366753916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|decode_7la:wr_decode " "Elaborating entity \"decode_7la\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|decode_7la:wr_decode\"" {  } { { "db/altsyncram_gf42.tdf" "wr_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_gf42.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366753919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1hb " "Found entity 1: mux_1hb" {  } { { "db/mux_1hb.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mux_1hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366754040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366754040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1hb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|mux_1hb:rd_mux " "Elaborating entity \"mux_1hb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gf42:auto_generated\|mux_1hb:rd_mux\"" {  } { { "db/altsyncram_gf42.tdf" "rd_mux" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_gf42.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754180 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366754180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h862.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h862.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h862 " "Found entity 1: altsyncram_h862" {  } { { "db/altsyncram_h862.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_h862.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366754319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366754319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h862 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_h862:auto_generated " "Elaborating entity \"altsyncram_h862\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_h862:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366754474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754475 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366754475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q202.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q202.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q202 " "Found entity 1: altsyncram_q202" {  } { { "db/altsyncram_q202.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_q202.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366754615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366754615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q202 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_q202:auto_generated " "Elaborating entity \"altsyncram_q202\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_q202:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_datamux:rw_manager_datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_datamux:rw_manager_datamux_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_datamux_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_di_buffer_wrap.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "write_decoder_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr72 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr72:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr72\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr72:do_lfsr_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "read_datapath_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754745 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366754745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0302.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0302.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0302 " "Found entity 1: altsyncram_0302" {  } { { "db/altsyncram_0302.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_0302.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366754891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366754891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0302 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_0302:auto_generated " "Elaborating entity \"altsyncram_0302\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_0302:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "jumplogic_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/rw_manager_core.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_trk_mgr_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754961 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(987) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(987): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(989) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(989): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(991) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(991): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(993) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(993): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366754962 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "sequencer_mem" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6912 " "Parameter \"maximum_depth\" = \"6912\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6912 " "Parameter \"numwords_a\" = \"6912\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_if_ddr3_emif_0_example_design_example_if0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"mem_if_ddr3_emif_0_example_design_example_if0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366754991 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366754991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7er1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7er1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7er1 " "Found entity 1: altsyncram_7er1" {  } { { "db/altsyncram_7er1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_7er1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366755104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366755104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7er1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_7er1:auto_generated " "Elaborating entity \"altsyncram_7er1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_7er1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "seq_bridge" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "mm_interconnect_0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_m0_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router:router\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_001" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001:router_001\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_001.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_002" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002:router_002\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_003" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003:router_003\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_003.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_004" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004:router_004\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_004.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_005" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005:router_005\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_006" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006:router_006\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_007" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007:router_007\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_008" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008:router_008\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "router_009" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009:router_009\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_router_009.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_demux_003" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "cmd_mux_002" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_demux" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" "rsp_mux_003" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0.v" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0:mm_interconnect_0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper:irq_mapper " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|mem_if_ddr3_emif_0_example_design_example_if0_s0_irq_mapper:irq_mapper\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" "irq_mapper" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_s0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "dmaster" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_jtag_interface.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366755852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755852 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366755852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366755884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755884 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366755884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "node" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366755968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755969 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366755969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_streaming.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366755993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "timing_adt" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465366756041 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "fifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "b2p" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "p2b" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "transacto" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "b2p_adapter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465366756085 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465366756085 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "p2b_adapter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" "rst_controller" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_dmaster.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_c0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_c0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "c0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "ng0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756272 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_odt_l alt_mem_ddrx_ddr2_odt_gen.v(63) " "Output port \"int_odt_l\" at alt_mem_ddrx_ddr2_odt_gen.v(63) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465366756275 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int_odt_h alt_mem_ddrx_ddr2_odt_gen.v(64) " "Output port \"int_odt_h\" at alt_mem_ddrx_ddr2_odt_gen.v(64) has no driver" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465366756275 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_dataid_manager.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756428 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366756428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da02 " "Found entity 1: altsyncram_da02" {  } { { "db/altsyncram_da02.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_da02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366756562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366756562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_da02 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_da02:auto_generated " "Elaborating entity \"altsyncram_da02\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_da02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756606 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366756606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9702.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9702.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9702 " "Found entity 1: altsyncram_9702" {  } { { "db/altsyncram_9702.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_9702.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366756745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366756745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9702 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9702:auto_generated " "Elaborating entity \"altsyncram_9702\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_9702:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366756747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 584 " "Parameter \"lpm_width\" = \"584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757290 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366757290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1ue1 " "Found entity 1: scfifo_1ue1" {  } { { "db/scfifo_1ue1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_1ue1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366757395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366757395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1ue1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated " "Elaborating entity \"scfifo_1ue1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a9e1 " "Found entity 1: a_dpfifo_a9e1" {  } { { "db/a_dpfifo_a9e1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_a9e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366757465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366757465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a9e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo " "Elaborating entity \"a_dpfifo_a9e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\"" {  } { { "db/scfifo_1ue1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_1ue1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jo1 " "Found entity 1: altsyncram_3jo1" {  } { { "db/altsyncram_3jo1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_3jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366757708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366757708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jo1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|altsyncram_3jo1:FIFOram " "Elaborating entity \"altsyncram_3jo1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|altsyncram_3jo1:FIFOram\"" {  } { { "db/a_dpfifo_a9e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_a9e1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2m8 " "Found entity 1: cmpr_2m8" {  } { { "db/cmpr_2m8.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cmpr_2m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366757814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366757814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cmpr_2m8:almost_full_comparer " "Elaborating entity \"cmpr_2m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cmpr_2m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_a9e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_a9e1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sh7 " "Found entity 1: cntr_sh7" {  } { { "db/cntr_sh7.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_sh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366757928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366757928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_sh7:usedw_counter " "Elaborating entity \"cntr_sh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_sh7:usedw_counter\"" {  } { { "db/a_dpfifo_a9e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_a9e1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366757930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ghb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ghb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ghb " "Found entity 1: cntr_ghb" {  } { { "db/cntr_ghb.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_ghb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ghb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_ghb:wr_ptr " "Elaborating entity \"cntr_ghb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1ue1:auto_generated\|a_dpfifo_a9e1:dpfifo\|cntr_ghb:wr_ptr\"" {  } { { "db/a_dpfifo_a9e1.tdf" "wr_ptr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_a9e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758120 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366758120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ue1 " "Found entity 1: scfifo_2ue1" {  } { { "db/scfifo_2ue1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_2ue1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ue1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated " "Elaborating entity \"scfifo_2ue1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b9e1 " "Found entity 1: a_dpfifo_b9e1" {  } { { "db/a_dpfifo_b9e1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b9e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo " "Elaborating entity \"a_dpfifo_b9e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\"" {  } { { "db/scfifo_2ue1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_2ue1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jo1 " "Found entity 1: altsyncram_4jo1" {  } { { "db/altsyncram_4jo1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_4jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jo1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|altsyncram_4jo1:FIFOram " "Elaborating entity \"altsyncram_4jo1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|altsyncram_4jo1:FIFOram\"" {  } { { "db/a_dpfifo_b9e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5m8 " "Found entity 1: cmpr_5m8" {  } { { "db/cmpr_5m8.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cmpr_5m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:almost_full_comparer " "Elaborating entity \"cmpr_5m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_b9e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:three_comparison " "Elaborating entity \"cmpr_5m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cmpr_5m8:three_comparison\"" {  } { { "db/a_dpfifo_b9e1.tdf" "three_comparison" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ihb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ihb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ihb " "Found entity 1: cntr_ihb" {  } { { "db/cntr_ihb.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_ihb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_ihb:rd_ptr_msb " "Elaborating entity \"cntr_ihb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_ihb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_b9e1.tdf" "rd_ptr_msb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vh7 " "Found entity 1: cntr_vh7" {  } { { "db/cntr_vh7.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_vh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_vh7:usedw_counter " "Elaborating entity \"cntr_vh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_vh7:usedw_counter\"" {  } { { "db/a_dpfifo_b9e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhb " "Found entity 1: cntr_jhb" {  } { { "db/cntr_jhb.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_jhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366758892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366758892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jhb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_jhb:wr_ptr " "Elaborating entity \"cntr_jhb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ue1:auto_generated\|a_dpfifo_b9e1:dpfifo\|cntr_jhb:wr_ptr\"" {  } { { "db/a_dpfifo_b9e1.tdf" "wr_ptr" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_b9e1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366758948 ""}  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366758948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jse1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jse1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jse1 " "Found entity 1: scfifo_jse1" {  } { { "db/scfifo_jse1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_jse1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jse1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated " "Elaborating entity \"scfifo_jse1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7e1 " "Found entity 1: a_dpfifo_s7e1" {  } { { "db/a_dpfifo_s7e1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7e1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo " "Elaborating entity \"a_dpfifo_s7e1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\"" {  } { { "db/scfifo_jse1.tdf" "dpfifo" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/scfifo_jse1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7go1 " "Found entity 1: altsyncram_7go1" {  } { { "db/altsyncram_7go1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_7go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7go1 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|altsyncram_7go1:FIFOram " "Elaborating entity \"altsyncram_7go1\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|altsyncram_7go1:FIFOram\"" {  } { { "db/a_dpfifo_s7e1.tdf" "FIFOram" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4m8 " "Found entity 1: cmpr_4m8" {  } { { "db/cmpr_4m8.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cmpr_4m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:almost_full_comparer " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7e1.tdf" "almost_full_comparer" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4m8 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:three_comparison " "Elaborating entity \"cmpr_4m8\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cmpr_4m8:three_comparison\"" {  } { { "db/a_dpfifo_s7e1.tdf" "three_comparison" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hhb " "Found entity 1: cntr_hhb" {  } { { "db/cntr_hhb.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_hhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hhb mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_hhb:rd_ptr_msb " "Elaborating entity \"cntr_hhb\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_hhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7e1.tdf" "rd_ptr_msb" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uh7 " "Found entity 1: cntr_uh7" {  } { { "db/cntr_uh7.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/cntr_uh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366759651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366759651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uh7 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_uh7:usedw_counter " "Elaborating entity \"cntr_uh7\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jse1:auto_generated\|a_dpfifo_s7e1:dpfifo\|cntr_uh7:usedw_counter\"" {  } { { "db/a_dpfifo_s7e1.tdf" "usedw_counter" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/a_dpfifo_s7e1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" "a0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_c0.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465366759853 "|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_oct_stratixv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_oct_stratixv:oct0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "oct0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixv mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_dll_stratixv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixv\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|altera_mem_if_dll_stratixv:dll0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "dll0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0 mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" "mm_interconnect_0" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "dmaster_master_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" "s0_seq_debug_translator" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_mm_interconnect_0.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noc_wrapper noc_wrapper:noc " "Elaborating entity \"noc_wrapper\" for hierarchy \"noc_wrapper:noc\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "noc" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_m wrapper.vhd(50) " "Verilog HDL or VHDL warning at wrapper.vhd(50): object \"mem_m\" assigned a value but never read" {  } { { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465366759900 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_s wrapper.vhd(51) " "VHDL Signal Declaration warning at wrapper.vhd(51): used implicit default value for signal \"mem_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465366759900 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2l_noc noc_wrapper:noc\|r2l_noc:r2lnoc " "Elaborating entity \"r2l_noc\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\"" {  } { { "wrapper.vhd" "r2lnoc" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouter noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst " "Elaborating entity \"r2lrouter\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\"" {  } { { "../../../src/root2leaf_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:0:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:0:outport\"" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366759997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:1:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:1:outport\"" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouter noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst " "Elaborating entity \"r2lrouter\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\"" {  } { { "../../../src/root2leaf_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:0:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:0:outport\"" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:1:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"noc_wrapper:noc\|r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:1:outport\"" {  } { { "../../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_noc noc_wrapper:noc\|l2r_noc:l2rnoc " "Elaborating entity \"l2r_noc\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\"" {  } { { "wrapper.vhd" "l2rnoc" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\"" {  } { { "../../../src/leaf2root_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\"" {  } { { "../../../src/leaf2root_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"noc_wrapper:noc\|l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/sshfs/s103060/example6/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root noc_wrapper:noc\|root:root_module " "Elaborating entity \"root\" for hierarchy \"noc_wrapper:noc\|root:root_module\"" {  } { { "wrapper.vhd" "root_module" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset root.vhd(303) " "VHDL Process Statement warning at root.vhd(303): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760095 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_m.MAddr root.vhd(45) " "Using initial value X (don't care) for net \"mem_m.MAddr\" at root.vhd(45)" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 45 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465366760101 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_m.MData root.vhd(45) " "Using initial value X (don't care) for net \"mem_m.MData\" at root.vhd(45)" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 45 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465366760101 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_m.MByteEn root.vhd(45) " "Using initial value X (don't care) for net \"mem_m.MByteEn\" at root.vhd(45)" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 45 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465366760101 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_timer noc_wrapper:noc\|root:root_module\|refresh_timer:ref_timer " "Elaborating entity \"refresh_timer\" for hierarchy \"noc_wrapper:noc\|root:root_module\|refresh_timer:ref_timer\"" {  } { { "../../../src/root/root.vhd" "ref_timer" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst refresh_timer.vhd(83) " "VHDL Process Statement warning at refresh_timer.vhd(83): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/root/refresh_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/refresh_timer.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760160 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|refresh_timer:ref_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routing_table noc_wrapper:noc\|root:root_module\|routing_table:route_tab " "Elaborating entity \"routing_table\" for hierarchy \"noc_wrapper:noc\|root:root_module\|routing_table:route_tab\"" {  } { { "../../../src/root/root.vhd" "route_tab" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ping_timer noc_wrapper:noc\|root:root_module\|ping_timer:ping_time " "Elaborating entity \"ping_timer\" for hierarchy \"noc_wrapper:noc\|root:root_module\|ping_timer:ping_time\"" {  } { { "../../../src/root/root.vhd" "ping_time" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760217 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ping_timer.vhd(69) " "VHDL Process Statement warning at ping_timer.vhd(69): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/root/ping_timer.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760218 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|ping_timer:ping_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_table noc_wrapper:noc\|root:root_module\|ping_timer:ping_time\|schedule_table:sched_tab " "Elaborating entity \"schedule_table\" for hierarchy \"noc_wrapper:noc\|root:root_module\|ping_timer:ping_time\|schedule_table:sched_tab\"" {  } { { "../../../src/root/ping_timer.vhd" "sched_tab" { Text "/sshfs/s103060/example6/MemoryTree/src/root/ping_timer.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo noc_wrapper:noc\|root:root_module\|fifo:r2l_core_fifo " "Elaborating entity \"fifo\" for hierarchy \"noc_wrapper:noc\|root:root_module\|fifo:r2l_core_fifo\"" {  } { { "../../../src/root/root.vhd" "r2l_core_fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fifo.vhd(65) " "VHDL Process Statement warning at fifo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760266 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_core_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo " "Elaborating entity \"fifo\" for hierarchy \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\"" {  } { { "../../../src/root/root.vhd" "r2l_data_fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760282 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fifo.vhd(65) " "VHDL Process Statement warning at fifo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760285 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo noc_wrapper:noc\|root:root_module\|fifo:mem_cmd_fifo " "Elaborating entity \"fifo\" for hierarchy \"noc_wrapper:noc\|root:root_module\|fifo:mem_cmd_fifo\"" {  } { { "../../../src/root/root.vhd" "mem_cmd_fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fifo.vhd(65) " "VHDL Process Statement warning at fifo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760294 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo " "Elaborating entity \"fifo\" for hierarchy \"noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\"" {  } { { "../../../src/root/root.vhd" "mem_addr_fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760311 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fifo.vhd(65) " "VHDL Process Statement warning at fifo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760317 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_addr_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo " "Elaborating entity \"fifo\" for hierarchy \"noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\"" {  } { { "../../../src/root/root.vhd" "mem_ben_fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fifo.vhd(65) " "VHDL Process Statement warning at fifo.vhd(65): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/common/fifo.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465366760342 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_ben_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter noc_wrapper:noc\|network_adapter:\\leafs:0:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"noc_wrapper:noc\|network_adapter:\\leafs:0:leaf_node\"" {  } { { "wrapper.vhd" "\\leafs:0:leaf_node" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter noc_wrapper:noc\|network_adapter:\\leafs:1:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"noc_wrapper:noc\|network_adapter:\\leafs:1:leaf_node\"" {  } { { "wrapper.vhd" "\\leafs:1:leaf_node" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter noc_wrapper:noc\|network_adapter:\\leafs:2:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"noc_wrapper:noc\|network_adapter:\\leafs:2:leaf_node\"" {  } { { "wrapper.vhd" "\\leafs:2:leaf_node" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter noc_wrapper:noc\|network_adapter:\\leafs:3:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"noc_wrapper:noc\|network_adapter:\\leafs:3:leaf_node\"" {  } { { "wrapper.vhd" "\\leafs:3:leaf_node" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocpburst_testbench noc_wrapper:noc\|ocpburst_testbench:\\burstmodule:1:ocpburst " "Elaborating entity \"ocpburst_testbench\" for hierarchy \"noc_wrapper:noc\|ocpburst_testbench:\\burstmodule:1:ocpburst\"" {  } { { "wrapper.vhd" "\\burstmodule:1:ocpburst" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366760528 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[29\] " "Net \"avl_addr\[29\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[29\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[28\] " "Net \"avl_addr\[28\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[28\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[27\] " "Net \"avl_addr\[27\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[27\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[26\] " "Net \"avl_addr\[26\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[26\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[25\] " "Net \"avl_addr\[25\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[25\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "avl_addr\[24\] " "Net \"avl_addr\[24\]\" is missing source, defaulting to GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "avl_addr\[24\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1465366767254 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1465366777943 ""}  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1465366777943 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|fifo_rtl_0 " "Inferred RAM node \"noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1465366777944 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1465366777947 ""}  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1465366777947 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|fifo_rtl_0 " "Inferred RAM node \"noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1465366777949 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1465366777955 ""}  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1465366777955 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|fifo_rtl_0 " "Inferred RAM node \"noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1465366777955 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|fifo_rtl_0 " "Inferred RAM node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1465366777958 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "noc_wrapper:noc\|root:root_module\|fifo:mem_cmd_fifo\|fifo " "RAM logic \"noc_wrapper:noc\|root:root_module\|fifo:mem_cmd_fifo\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/common/fifo.vhd" "fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465366777962 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "noc_wrapper:noc\|root:root_module\|fifo:mem_core_fifo\|fifo " "RAM logic \"noc_wrapper:noc\|root:root_module\|fifo:mem_core_fifo\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/common/fifo.vhd" "fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465366777962 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_core_fifo\|fifo " "RAM logic \"noc_wrapper:noc\|root:root_module\|fifo:r2l_core_fifo\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/common/fifo.vhd" "fifo" { Text "/sshfs/s103060/example6/MemoryTree/src/common/fifo.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465366777962 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "noc_wrapper:noc\|root:root_module\|ping_timer:ping_time\|schedule_table:sched_tab\|scheduletable " "RAM logic \"noc_wrapper:noc\|root:root_module\|ping_timer:ping_time\|schedule_table:sched_tab\|scheduletable\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/root/schedule_table.vhd" "scheduletable" { Text "/sshfs/s103060/example6/MemoryTree/src/root/schedule_table.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465366777962 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "noc_wrapper:noc\|root:root_module\|routing_table:route_tab\|routingtable " "RAM logic \"noc_wrapper:noc\|root:root_module\|routing_table:route_tab\|routingtable\" is uninferred due to inappropriate RAM size" {  } { { "../../../src/root/routing_table.vhd" "routingtable" { Text "/sshfs/s103060/example6/MemoryTree/src/root/routing_table.vhd" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465366777962 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465366777962 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_dba591c8.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_dba591c8.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 4 1465366785933 ""}  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_dba591c8.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_dba591c8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 4 1465366785933 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_73b48d73.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_73b48d73.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 4 1465366785937 ""}  } { { "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_73b48d73.hdl.mif" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_73b48d73.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 4 1465366785937 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786490 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1465366786490 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786491 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1465366786491 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1465366786492 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1465366786492 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786508 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 4 1465366786508 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786509 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1465366786509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 4 1465366786509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1465366786511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 4 1465366786509 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 4 1465366786509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465366786512 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1465366786512 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786562 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1465366786562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1465366786563 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1465366786563 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1465366786563 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786595 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1465366786595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786596 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1465366786596 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1465366786597 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1465366786597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786651 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 5 1465366786651 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 5 1465366786653 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 5 1465366786653 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 5 1465366786653 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif " "Parameter INIT_FILE set to db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif " "Parameter INIT_FILE set to db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif " "Parameter INIT_FILE set to db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif " "Parameter INIT_FILE set to db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465366788749 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465366788749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"noc_wrapper:noc\|root:root_module\|fifo:mem_ben_fifo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_df87bcff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366788861 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366788861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p502 " "Found entity 1: altsyncram_p502" {  } { { "db/altsyncram_p502.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_p502.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366789030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366789030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"noc_wrapper:noc\|root:root_module\|fifo:mem_data_fifo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789141 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366789141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvv1 " "Found entity 1: altsyncram_mvv1" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366789288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366789288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"noc_wrapper:noc\|root:root_module\|fifo:mem_addr_fifo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_71bb00d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789388 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366789388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m002.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m002.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m002 " "Found entity 1: altsyncram_m002" {  } { { "db/altsyncram_m002.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_m002.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366789542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366789542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mem_if_ddr3_emif_0_example_design_example.ram0_fifo_491264e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366789631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366789660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465366789661 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465366789661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8er1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8er1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8er1 " "Found entity 1: altsyncram_8er1" {  } { { "db/altsyncram_8er1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_8er1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465366789799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465366789799 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465366790650 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a4 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a5 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a6 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a7 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a8 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a9 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a10 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a11 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a12 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a13 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a14 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a15 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a16 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a17 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a18 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a19 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a20 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a21 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a22 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a23 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a24 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a25 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a26 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a27 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a28 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a29 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a30 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a31 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a36 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a37 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a38 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1179 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a39 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a40 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a41 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a42 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a43 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1329 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a44 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a45 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a46 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a47 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a48 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a49 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a50 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1539 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a51 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1569 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a52 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a53 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a54 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a55 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a56 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a57 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a58 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a59 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a60 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a61 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a62 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1899 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a63 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a68 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a69 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2109 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a70 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a71 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2169 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a72 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a73 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a74 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2259 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a75 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a76 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2319 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a77 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a78 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a79 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2409 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a80 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a81 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2469 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a82 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a83 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a84 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a85 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2589 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a86 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a87 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a88 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a89 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a90 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a91 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a92 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2799 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a93 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2829 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a94 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a95 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 2889 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a100 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3039 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a101 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3069 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a102 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3099 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a103 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3129 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a104 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3159 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a105 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a106 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3219 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a107 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3249 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a108 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3279 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a109 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3309 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a110 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a111 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3369 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a112 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a113 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3429 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a114 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3459 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a115 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a116 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3519 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a117 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3549 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a118 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3579 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a119 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a120 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3639 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a121 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a122 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3699 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a123 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3729 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a124 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3759 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a125 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a126 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a127 " "Synthesized away node \"noc_wrapper:noc\|root:root_module\|fifo:r2l_data_fifo\|altsyncram:fifo_rtl_0\|altsyncram_mvv1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_mvv1.tdf" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/db/altsyncram_mvv1.tdf" 3849 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 132 0 0 } } { "wrapper.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/wrapper.vhd" 84 0 0 } } { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 299 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366790967 "|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0|altsyncram_mvv1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1465366790967 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1465366790967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "drv_status_pass GND " "Pin \"drv_status_pass\" is stuck at GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465366801654 "|mem_if_ddr3_emif_0_example_design_example|drv_status_pass"} { "Warning" "WMLS_MLS_STUCK_PIN" "drv_status_fail GND " "Pin \"drv_status_fail\" is stuck at GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465366801654 "|mem_if_ddr3_emif_0_example_design_example|drv_status_fail"} { "Warning" "WMLS_MLS_STUCK_PIN" "drv_status_test_complete GND " "Pin \"drv_status_test_complete\" is stuck at GND" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465366801654 "|mem_if_ddr3_emif_0_example_design_example|drv_status_test_complete"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465366801654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366802920 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noc_wrapper:noc\|root:root_module\|pinged\[0\] High " "Register noc_wrapper:noc\|root:root_module\|pinged\[0\] will power up to High" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 303 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1465366803547 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noc_wrapper:noc\|root:root_module\|pinged\[1\] High " "Register noc_wrapper:noc\|root:root_module\|pinged\[1\] will power up to High" {  } { { "../../../src/root/root.vhd" "" { Text "/sshfs/s103060/example6/MemoryTree/src/root/root.vhd" 303 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1465366803547 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1465366803547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4238 " "4238 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465366810268 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[63\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[62\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[61\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[60\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[59\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[58\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[57\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[56\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[55\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[54\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[53\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[52\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[51\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[50\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[49\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[48\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[47\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[46\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[45\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[44\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[43\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[42\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[41\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[40\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[39\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[38\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[37\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[36\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[35\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[34\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[33\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[32\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[31\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[30\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[29\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[28\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[27\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[26\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[25\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[24\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[23\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[22\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[21\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[20\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[19\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[18\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[17\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[16\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[15\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucs_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucke_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ucas_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uras_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uwe_n_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uodt_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:ubank_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0\|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy\|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pad:uaddress_pad\|mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/mem_if_ddr3_emif_0_example_design_example_if0_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[7\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[6\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[5\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[4\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"mem_if_ddr3_emif_0_example_design_example_if0:if0\|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366810473 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1465366810473 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "driver_avl_use_be_avl_use_burstbegin " "Ignored assignments for entity \"driver_avl_use_be_avl_use_burstbegin\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator_core -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME ZHJpdmVyX2F2bF91c2VfYmVfYXZsX3VzZV9idXJzdGJlZ2lu -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"VHJhZmZpYyBHZW5lcmF0b3IgYW5kIEJJU1QgRW5naW5lIENvcmU=\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"VEdfUkFORF9TRVFfQUREUl9HRU5fUkFORF9BRERSX1BFUkNFTlQ=::NTA=::UmFuZG9tIGFkZHJlc3NpbmcgcGVyY2VudA==\" -entity driver_avl_use_be_avl_use_burstbegin -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811161 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1465366811161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_d0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_d0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_mm_traffic_generator -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfZDA=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QXZhbG9uLU1NIFRyYWZmaWMgR2VuZXJhdG9yIGFuZCBCSVNUIEVuZ2luZQ==\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_d0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1465366811162 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 " "Ignored assignments for entity \"mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME \"bWVtX2lmX2RkcjNfZW1pZl8wX2V4YW1wbGVfZGVzaWduX2V4YW1wbGVfbW1faW50ZXJjb25uZWN0XzA=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL ON -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION TU0gSW50ZXJjb25uZWN0 -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example " "Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER \"QVVUT19ERVZJQ0U=::VW5rbm93bg==::QXV0byBERVZJQ0U=\" -entity mem_if_ddr3_emif_0_example_design_example_mm_interconnect_0 -qip mem_if_ddr3_emif_0_example_design_example.qip -library mem_if_ddr3_emif_0_example_design_example was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465366811162 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1465366811162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example.map.smsg " "Generated suppressed messages file /sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465366811867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1866 417 8 0 0 " "Adding 1866 node(s), including 417 DDIO, 8 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465366816272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366816272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "local_refresh_req " "No output dependent on input pin \"local_refresh_req\"" {  } { { "mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" "" { Text "/sshfs/s103060/example6/MemoryTree/sim/integration/example_project/mem_if_ddr3_emif_0_example_design_example/mem_if_ddr3_emif_0_example_design_example.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465366819022 "|mem_if_ddr3_emif_0_example_design_example|local_refresh_req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465366819022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18154 " "Implemented 18154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15491 " "Implemented 15491 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_RAMS" "1084 " "Implemented 1084 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1465366819092 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1465366819092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465366819092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 447 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 447 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1567 " "Peak virtual memory: 1567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465366820116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  8 08:20:20 2016 " "Processing ended: Wed Jun  8 08:20:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465366820116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465366820116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465366820116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465366820116 ""}
