ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"bt.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.initBtData,"ax",%progbits
  16              		.align	1
  17              		.global	initBtData
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	initBtData:
  25              	.LFB832:
  26              		.file 1 "user/src/bt.c"
   1:user/src/bt.c **** /**
   2:user/src/bt.c ****   ******************************************************************************
   3:user/src/bt.c ****   * @file           : btCtrl.c
   4:user/src/bt.c ****   * @brief          : Bluetooth and other utility functions API
   5:user/src/bt.c ****   ******************************************************************************
   6:user/src/bt.c ****   */
   7:user/src/bt.c **** 
   8:user/src/bt.c **** /* Includes ------------------------------------------------------------------*/
   9:user/src/bt.c **** #include "main.h"
  10:user/src/bt.c **** #include "stm32l1xx_ll_gpio.h"
  11:user/src/bt.c **** #include "stm32l1xx_it.h"
  12:user/src/bt.c **** 
  13:user/src/bt.c **** /* Private includes ----------------------------------------------------------*/
  14:user/src/bt.c **** 
  15:user/src/bt.c **** #include "uart_print.h"
  16:user/src/bt.c **** #include "bt.h"
  17:user/src/bt.c **** #include "io.h"
  18:user/src/bt.c **** 
  19:user/src/bt.c **** 
  20:user/src/bt.c **** /* Private typedef -----------------------------------------------------------*/
  21:user/src/bt.c **** 
  22:user/src/bt.c **** /* Private define ------------------------------------------------------------*/
  23:user/src/bt.c **** /* Private macro -------------------------------------------------------------*/
  24:user/src/bt.c **** /* Private variables ---------------------------------------------------------*/
  25:user/src/bt.c **** nextBtAction_t nextBtAction;
  26:user/src/bt.c **** pulseData_t pulseData;
  27:user/src/bt.c **** bool isPlaying;
  28:user/src/bt.c **** 
  29:user/src/bt.c **** void initBtData(void)
  30:user/src/bt.c **** {
  27              		.loc 1 30 1 view -0
  28              		.cfi_startproc
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 2


  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  31:user/src/bt.c ****   pulseData.timeMs = 0;
  32              		.loc 1 31 3 view .LVU1
  33              		.loc 1 31 20 is_stmt 0 view .LVU2
  34 0000 044A     		ldr	r2, .L2
  35 0002 0023     		movs	r3, #0
  36 0004 9360     		str	r3, [r2, #8]
  32:user/src/bt.c ****   pulseData.endTimestamp = 0;
  37              		.loc 1 32 3 is_stmt 1 view .LVU3
  38              		.loc 1 32 26 is_stmt 0 view .LVU4
  39 0006 D360     		str	r3, [r2, #12]
  33:user/src/bt.c **** 
  34:user/src/bt.c ****   nextBtAction.action = BT_ACT_IDLE;
  40              		.loc 1 34 3 is_stmt 1 view .LVU5
  41              		.loc 1 34 23 is_stmt 0 view .LVU6
  42 0008 034A     		ldr	r2, .L2+4
  43 000a 1370     		strb	r3, [r2]
  35:user/src/bt.c ****   nextBtAction.timestamp = 0;
  44              		.loc 1 35 3 is_stmt 1 view .LVU7
  45              		.loc 1 35 26 is_stmt 0 view .LVU8
  46 000c 5360     		str	r3, [r2, #4]
  36:user/src/bt.c ****   nextBtAction.count = 0;
  47              		.loc 1 36 3 is_stmt 1 view .LVU9
  48              		.loc 1 36 22 is_stmt 0 view .LVU10
  49 000e 1372     		strb	r3, [r2, #8]
  37:user/src/bt.c **** }
  50              		.loc 1 37 1 view .LVU11
  51 0010 7047     		bx	lr
  52              	.L3:
  53 0012 00BF     		.align	2
  54              	.L2:
  55 0014 00000000 		.word	pulseData
  56 0018 00000000 		.word	nextBtAction
  57              		.cfi_endproc
  58              	.LFE832:
  60              		.section	.text.initBluetoothPins,"ax",%progbits
  61              		.align	1
  62              		.global	initBluetoothPins
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  66              		.fpu softvfp
  68              	initBluetoothPins:
  69              	.LFB833:
  38:user/src/bt.c **** 
  39:user/src/bt.c **** void initBluetoothPins(void)
  40:user/src/bt.c **** {
  70              		.loc 1 40 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 10B5     		push	{r4, lr}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 4, -8
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 3


  78              		.cfi_offset 14, -4
  41:user/src/bt.c ****   NVIC_ClearPendingIRQ(EXTI4_IRQn); // DIN pin interrupt
  79              		.loc 1 41 3 view .LVU13
  80              	.LVL0:
  81              	.LBB6:
  82              	.LBI6:
  83              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 4


  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 5


 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 6


 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 7


 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 8


 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 9


 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 10


 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 11


 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 12


 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 13


 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 14


 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 15


 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 16


 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 17


 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 18


 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 19


 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 20


 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 21


1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 22


1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 23


1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 24


1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 25


1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 26


1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 27


1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 28


1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 29


1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 30


1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 31


1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
  84              		.loc 2 1600 22 view .LVU14
  85              	.LBB7:
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  86              		.loc 2 1602 3 view .LVU15
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  87              		.loc 2 1604 5 view .LVU16
  88              		.loc 2 1604 43 is_stmt 0 view .LVU17
  89 0002 0E4B     		ldr	r3, .L6
  90 0004 4FF48062 		mov	r2, #1024
  91 0008 C3F88021 		str	r2, [r3, #384]
  92              	.LVL1:
  93              		.loc 2 1604 43 view .LVU18
  94              	.LBE7:
  95              	.LBE6:
  42:user/src/bt.c ****   LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
  96              		.loc 1 42 3 is_stmt 1 view .LVU19
  97              	.LBB8:
  98              	.LBI8:
  99              		.file 3 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @file    stm32l1xx_ll_exti.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #ifndef __STM32L1xx_LL_EXTI_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define __STM32L1xx_LL_EXTI_H
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #ifdef __cplusplus
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** extern "C" {
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 32


  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #include "stm32l1xx.h"
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @addtogroup STM32L1xx_LL_Driver
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined (EXTI)
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** typedef struct
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 33


  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM16)
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM18)
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM20)
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM21)
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM22)
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM24)
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM25)
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM26)
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM27)
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM28)
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM29)
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM30)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 34


 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(EXTI_IMR_IM31)
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 35


 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  __REG__ Register to be written
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  __REG__ Register to be read
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval Register value
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****  * @{
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****  */
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 36


 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   SET_BIT(EXTI->IMR, ExtiLine);
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_DisableIT_0_31
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 37


 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR, ExtiLine);
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_IsEnabledIT_0_31
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 38


 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_EnableEvent_0_31
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 39


 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   SET_BIT(EXTI->EMR, ExtiLine);
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_DisableEvent_0_31
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR, ExtiLine);
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_IsEnabledEvent_0_31
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 40


 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       pending bit is not set.
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 41


 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       condition.
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_EnableRisingTrig_0_31
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   SET_BIT(EXTI->RTSR, ExtiLine);
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       pending bit is not set.
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       condition.
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_DisableRisingTrig_0_31
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 42


 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR, ExtiLine);
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 43


 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       generated on these lines. If a falling edge on a configurable interrupt
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_FTSR register, the
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       pending bit is not set.
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       condition.
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_EnableFallingTrig_0_31
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 44


 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   SET_BIT(EXTI->FTSR, ExtiLine);
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       generated on these lines. If a Falling edge on a configurable interrupt
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_FTSR register, the
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       pending bit is not set.
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for the same interrupt line.
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       In this case, both generate a trigger condition.
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_DisableFallingTrig_0_31
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   CLEAR_BIT(EXTI->FTSR, ExtiLine);
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Check if falling edge trigger is enabled for Lines in range 0 to 31
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_IsEnabledFallingTrig_0_31
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 45


 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (READ_BIT(EXTI->FTSR, ExtiLine) == (ExtiLine));
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Generate a software Interrupt Event for Lines in range 0 to 31
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       resulting in an interrupt request generation.
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       This bit is cleared by clearing the corresponding bit in the EXTI_PR
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       register (by writing a 1 into the bit)
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll SWIER       SWIx          LL_EXTI_GenerateSWI_0_31
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 46


 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   SET_BIT(EXTI->SWIER, ExtiLine);
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @}
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Flag_Management Flag_Management
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @{
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Check if the ExtLine Flag is set or not for Lines in range 0 to 31
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note This bit is set when the selected edge event arrives on the interrupt
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line. This bit is cleared by writing a 1 to the bit.
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll PR          PIFx           LL_EXTI_IsActiveFlag_0_31
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 47


 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Read ExtLine Combination Flag for Lines in range 0 to 31
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note This bit is set when the selected edge event arrives on the interrupt
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line. This bit is cleared by writing a 1 to the bit.
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll PR          PIFx           LL_EXTI_ReadFlag_0_31
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval @note This bit is set when the selected edge event arrives on the interrupt
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** }
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** 
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 48


 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @brief  Clear ExtLine Flags  for Lines in range 0 to 31
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note This bit is set when the selected edge event arrives on the interrupt
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *       line. This bit is cleared by writing a 1 to the bit.
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @rmtoll PR          PIFx           LL_EXTI_ClearFlag_0_31
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   * @retval None
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   */
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
 100              		.loc 3 971 22 view .LVU20
 101              	.LBB9:
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h **** {
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_exti.h ****   WRITE_REG(EXTI->PR, ExtiLine);
 102              		.loc 3 973 3 view .LVU21
 103 000c 03F1C043 		add	r3, r3, #1610612736
 104 0010 03F50C53 		add	r3, r3, #8960
 105 0014 1022     		movs	r2, #16
 106 0016 5A61     		str	r2, [r3, #20]
 107              	.LVL2:
 108              		.loc 3 973 3 is_stmt 0 view .LVU22
 109              	.LBE9:
 110              	.LBE8:
  43:user/src/bt.c **** 
  44:user/src/bt.c ****   //LL_GPIO_ResetOutputPin()
  45:user/src/bt.c ****   setPinState(PLAY_PAUSE_GPIO_Port, PLAY_PAUSE_Pin, false);
 111              		.loc 1 45 3 is_stmt 1 view .LVU23
 112 0018 094C     		ldr	r4, .L6+4
 113 001a 0022     		movs	r2, #0
 114 001c 0121     		movs	r1, #1
 115 001e 2046     		mov	r0, r4
 116 0020 FFF7FEFF 		bl	setPinState
 117              	.LVL3:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 49


  46:user/src/bt.c ****   setPinState(NEXT_GPIO_Port, NEXT_Pin, false);
 118              		.loc 1 46 3 view .LVU24
 119 0024 0022     		movs	r2, #0
 120 0026 0221     		movs	r1, #2
 121 0028 2046     		mov	r0, r4
 122 002a FFF7FEFF 		bl	setPinState
 123              	.LVL4:
  47:user/src/bt.c ****   setPinState(PREV_GPIO_Port, PREV_Pin, false);
 124              		.loc 1 47 3 view .LVU25
 125 002e 0022     		movs	r2, #0
 126 0030 0421     		movs	r1, #4
 127 0032 2046     		mov	r0, r4
 128 0034 FFF7FEFF 		bl	setPinState
 129              	.LVL5:
  48:user/src/bt.c **** }
 130              		.loc 1 48 1 is_stmt 0 view .LVU26
 131 0038 10BD     		pop	{r4, pc}
 132              	.L7:
 133 003a 00BF     		.align	2
 134              	.L6:
 135 003c 00E100E0 		.word	-536813312
 136 0040 00000240 		.word	1073872896
 137              		.cfi_endproc
 138              	.LFE833:
 140              		.section	.text.ctrlBtPwr,"ax",%progbits
 141              		.align	1
 142              		.global	ctrlBtPwr
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	ctrlBtPwr:
 149              	.LVL6:
 150              	.LFB834:
  49:user/src/bt.c **** 
  50:user/src/bt.c **** void ctrlBtPwr(bool isEnabled)
  51:user/src/bt.c **** {
 151              		.loc 1 51 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 51 1 is_stmt 0 view .LVU28
 156 0000 08B5     		push	{r3, lr}
 157              	.LCFI1:
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 3, -8
 160              		.cfi_offset 14, -4
  52:user/src/bt.c ****   setPinState(BT_PWR_GPIO_Port, BT_PWR_Pin, isEnabled);
 161              		.loc 1 52 3 is_stmt 1 view .LVU29
 162 0002 0246     		mov	r2, r0
 163 0004 4FF48051 		mov	r1, #4096
 164 0008 0148     		ldr	r0, .L10
 165              	.LVL7:
 166              		.loc 1 52 3 is_stmt 0 view .LVU30
 167 000a FFF7FEFF 		bl	setPinState
 168              	.LVL8:
  53:user/src/bt.c **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 50


 169              		.loc 1 53 1 view .LVU31
 170 000e 08BD     		pop	{r3, pc}
 171              	.L11:
 172              		.align	2
 173              	.L10:
 174 0010 00080240 		.word	1073874944
 175              		.cfi_endproc
 176              	.LFE834:
 178              		.section	.text.generatePulse,"ax",%progbits
 179              		.align	1
 180              		.global	generatePulse
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu softvfp
 186              	generatePulse:
 187              	.LVL9:
 188              	.LFB835:
  54:user/src/bt.c **** 
  55:user/src/bt.c **** void generatePulse(GPIO_TypeDef *port, uint32_t pin, uint32_t timeMs)
  56:user/src/bt.c **** {
 189              		.loc 1 56 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		.loc 1 56 1 is_stmt 0 view .LVU33
 194 0000 70B5     		push	{r4, r5, r6, lr}
 195              	.LCFI2:
 196              		.cfi_def_cfa_offset 16
 197              		.cfi_offset 4, -16
 198              		.cfi_offset 5, -12
 199              		.cfi_offset 6, -8
 200              		.cfi_offset 14, -4
  57:user/src/bt.c ****   // currenty timeMs disabled - BT module 'debunce' key by counting?!? rise/falls?
  58:user/src/bt.c ****   if (pulseData.endTimestamp == 0)
 201              		.loc 1 58 3 is_stmt 1 view .LVU34
 202              		.loc 1 58 16 is_stmt 0 view .LVU35
 203 0002 0B4B     		ldr	r3, .L16
 204 0004 DB68     		ldr	r3, [r3, #12]
 205              		.loc 1 58 6 view .LVU36
 206 0006 7BB9     		cbnz	r3, .L13
 207 0008 0546     		mov	r5, r0
 208 000a 0E46     		mov	r6, r1
 209 000c 1446     		mov	r4, r2
  59:user/src/bt.c ****   {
  60:user/src/bt.c ****     pulseData.endTimestamp = LL_GetTick() + timeMs;
 210              		.loc 1 60 5 is_stmt 1 view .LVU37
 211              		.loc 1 60 30 is_stmt 0 view .LVU38
 212 000e FFF7FEFF 		bl	LL_GetTick
 213              	.LVL10:
 214              		.loc 1 60 43 view .LVU39
 215 0012 2044     		add	r0, r0, r4
 216              		.loc 1 60 28 view .LVU40
 217 0014 064B     		ldr	r3, .L16
 218 0016 D860     		str	r0, [r3, #12]
  61:user/src/bt.c ****     pulseData.port = port;
 219              		.loc 1 61 5 is_stmt 1 view .LVU41
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 51


 220              		.loc 1 61 20 is_stmt 0 view .LVU42
 221 0018 1D60     		str	r5, [r3]
  62:user/src/bt.c ****     pulseData.pin = pin;
 222              		.loc 1 62 5 is_stmt 1 view .LVU43
 223              		.loc 1 62 19 is_stmt 0 view .LVU44
 224 001a 5E60     		str	r6, [r3, #4]
  63:user/src/bt.c ****     
  64:user/src/bt.c ****     setPinState(port, pin, true);
 225              		.loc 1 64 5 is_stmt 1 view .LVU45
 226 001c 0122     		movs	r2, #1
 227 001e 3146     		mov	r1, r6
 228 0020 2846     		mov	r0, r5
 229 0022 FFF7FEFF 		bl	setPinState
 230              	.LVL11:
 231              	.L12:
  65:user/src/bt.c ****   }
  66:user/src/bt.c ****   else
  67:user/src/bt.c ****   {
  68:user/src/bt.c ****     // ignore
  69:user/src/bt.c ****     printString("s");
  70:user/src/bt.c ****   }
  71:user/src/bt.c **** }
 232              		.loc 1 71 1 is_stmt 0 view .LVU46
 233 0026 70BD     		pop	{r4, r5, r6, pc}
 234              	.LVL12:
 235              	.L13:
  69:user/src/bt.c ****   }
 236              		.loc 1 69 5 is_stmt 1 view .LVU47
 237 0028 0248     		ldr	r0, .L16+4
 238              	.LVL13:
  69:user/src/bt.c ****   }
 239              		.loc 1 69 5 is_stmt 0 view .LVU48
 240 002a FFF7FEFF 		bl	printString
 241              	.LVL14:
 242              		.loc 1 71 1 view .LVU49
 243 002e FAE7     		b	.L12
 244              	.L17:
 245              		.align	2
 246              	.L16:
 247 0030 00000000 		.word	pulseData
 248 0034 00000000 		.word	.LC0
 249              		.cfi_endproc
 250              	.LFE835:
 252              		.section	.text.handlePulse,"ax",%progbits
 253              		.align	1
 254              		.global	handlePulse
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu softvfp
 260              	handlePulse:
 261              	.LFB836:
  72:user/src/bt.c **** 
  73:user/src/bt.c **** void handlePulse(void)
  74:user/src/bt.c **** {
 262              		.loc 1 74 1 is_stmt 1 view -0
 263              		.cfi_startproc
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 52


 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 08B5     		push	{r3, lr}
 267              	.LCFI3:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 3, -8
 270              		.cfi_offset 14, -4
  75:user/src/bt.c ****   if (pulseData.endTimestamp != 0)
 271              		.loc 1 75 3 view .LVU51
 272              		.loc 1 75 16 is_stmt 0 view .LVU52
 273 0002 0A4B     		ldr	r3, .L22
 274 0004 DB68     		ldr	r3, [r3, #12]
 275              		.loc 1 75 6 view .LVU53
 276 0006 03B9     		cbnz	r3, .L21
 277              	.L18:
  76:user/src/bt.c ****   {
  77:user/src/bt.c ****     if (LL_GetTick() >= pulseData.endTimestamp)
  78:user/src/bt.c ****     {
  79:user/src/bt.c ****       printString("x");
  80:user/src/bt.c ****       pulseData.endTimestamp = 0;
  81:user/src/bt.c ****       
  82:user/src/bt.c ****       setPinState(pulseData.port, pulseData.pin, false);
  83:user/src/bt.c ****     }
  84:user/src/bt.c ****   }
  85:user/src/bt.c **** }
 278              		.loc 1 85 1 view .LVU54
 279 0008 08BD     		pop	{r3, pc}
 280              	.L21:
  77:user/src/bt.c ****     {
 281              		.loc 1 77 5 is_stmt 1 view .LVU55
  77:user/src/bt.c ****     {
 282              		.loc 1 77 9 is_stmt 0 view .LVU56
 283 000a FFF7FEFF 		bl	LL_GetTick
 284              	.LVL15:
  77:user/src/bt.c ****     {
 285              		.loc 1 77 34 view .LVU57
 286 000e 074B     		ldr	r3, .L22
 287 0010 DB68     		ldr	r3, [r3, #12]
  77:user/src/bt.c ****     {
 288              		.loc 1 77 8 view .LVU58
 289 0012 9842     		cmp	r0, r3
 290 0014 F8D3     		bcc	.L18
  79:user/src/bt.c ****       pulseData.endTimestamp = 0;
 291              		.loc 1 79 7 is_stmt 1 view .LVU59
 292 0016 0648     		ldr	r0, .L22+4
 293 0018 FFF7FEFF 		bl	printString
 294              	.LVL16:
  80:user/src/bt.c ****       
 295              		.loc 1 80 7 view .LVU60
  80:user/src/bt.c ****       
 296              		.loc 1 80 30 is_stmt 0 view .LVU61
 297 001c 034B     		ldr	r3, .L22
 298 001e 0022     		movs	r2, #0
 299 0020 DA60     		str	r2, [r3, #12]
  82:user/src/bt.c ****     }
 300              		.loc 1 82 7 is_stmt 1 view .LVU62
 301 0022 5968     		ldr	r1, [r3, #4]
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 53


 302 0024 1868     		ldr	r0, [r3]
 303 0026 FFF7FEFF 		bl	setPinState
 304              	.LVL17:
 305              		.loc 1 85 1 is_stmt 0 view .LVU63
 306 002a EDE7     		b	.L18
 307              	.L23:
 308              		.align	2
 309              	.L22:
 310 002c 00000000 		.word	pulseData
 311 0030 00000000 		.word	.LC1
 312              		.cfi_endproc
 313              	.LFE836:
 315              		.section	.text.stopPulse,"ax",%progbits
 316              		.align	1
 317              		.global	stopPulse
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 321              		.fpu softvfp
 323              	stopPulse:
 324              	.LFB837:
  86:user/src/bt.c **** 
  87:user/src/bt.c **** void stopPulse()
  88:user/src/bt.c **** {
 325              		.loc 1 88 1 is_stmt 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
  89:user/src/bt.c ****   // set endTimestamp to 1, and handlePulse will turn off pin asap
  90:user/src/bt.c ****   pulseData.endTimestamp = 1;
 330              		.loc 1 90 3 view .LVU65
 331              		.loc 1 90 26 is_stmt 0 view .LVU66
 332 0000 014B     		ldr	r3, .L25
 333 0002 0122     		movs	r2, #1
 334 0004 DA60     		str	r2, [r3, #12]
  91:user/src/bt.c **** }
 335              		.loc 1 91 1 view .LVU67
 336 0006 7047     		bx	lr
 337              	.L26:
 338              		.align	2
 339              	.L25:
 340 0008 00000000 		.word	pulseData
 341              		.cfi_endproc
 342              	.LFE837:
 344              		.section	.text.addBluetoothAction,"ax",%progbits
 345              		.align	1
 346              		.global	addBluetoothAction
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 350              		.fpu softvfp
 352              	addBluetoothAction:
 353              	.LVL18:
 354              	.LFB838:
  92:user/src/bt.c **** 
  93:user/src/bt.c **** void addBluetoothAction(btActions action)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 54


  94:user/src/bt.c **** {
 355              		.loc 1 94 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 94 1 is_stmt 0 view .LVU69
 360 0000 08B5     		push	{r3, lr}
 361              	.LCFI4:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 3, -8
 364              		.cfi_offset 14, -4
  95:user/src/bt.c ****   if(nextBtAction.action == action)
 365              		.loc 1 95 3 is_stmt 1 view .LVU70
 366              		.loc 1 95 18 is_stmt 0 view .LVU71
 367 0002 144B     		ldr	r3, .L37
 368 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 369              		.loc 1 95 5 view .LVU72
 370 0006 8342     		cmp	r3, r0
 371 0008 0BD0     		beq	.L36
  96:user/src/bt.c ****   {
  97:user/src/bt.c ****     nextBtAction.count++;
  98:user/src/bt.c ****     printString("+");
  99:user/src/bt.c ****     return;
 100:user/src/bt.c ****   }
 101:user/src/bt.c ****   else // new action
 102:user/src/bt.c ****   {
 103:user/src/bt.c ****     nextBtAction.action = action;
 372              		.loc 1 103 5 is_stmt 1 view .LVU73
 373              		.loc 1 103 25 is_stmt 0 view .LVU74
 374 000a 124B     		ldr	r3, .L37
 375 000c 1870     		strb	r0, [r3]
 104:user/src/bt.c ****     nextBtAction.count = 1;
 376              		.loc 1 104 5 is_stmt 1 view .LVU75
 377              		.loc 1 104 24 is_stmt 0 view .LVU76
 378 000e 0122     		movs	r2, #1
 379 0010 1A72     		strb	r2, [r3, #8]
 105:user/src/bt.c ****     switch(action)
 380              		.loc 1 105 5 is_stmt 1 view .LVU77
 381 0012 0138     		subs	r0, r0, #1
 382              	.LVL19:
 383              		.loc 1 105 5 is_stmt 0 view .LVU78
 384 0014 0428     		cmp	r0, #4
 385 0016 19D8     		bhi	.L30
 386 0018 DFE800F0 		tbb	[pc, r0]
 387              	.L32:
 388 001c 0B       		.byte	(.L34-.L32)/2
 389 001d 0F       		.byte	(.L33-.L32)/2
 390 001e 0F       		.byte	(.L33-.L32)/2
 391 001f 14       		.byte	(.L31-.L32)/2
 392 0020 14       		.byte	(.L31-.L32)/2
 393              	.LVL20:
 394 0021 00       		.p2align 1
 395              	.L36:
  97:user/src/bt.c ****     printString("+");
 396              		.loc 1 97 5 is_stmt 1 view .LVU79
  97:user/src/bt.c ****     printString("+");
 397              		.loc 1 97 17 is_stmt 0 view .LVU80
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 55


 398 0022 0C4A     		ldr	r2, .L37
 399 0024 137A     		ldrb	r3, [r2, #8]	@ zero_extendqisi2
  97:user/src/bt.c ****     printString("+");
 400              		.loc 1 97 23 view .LVU81
 401 0026 0133     		adds	r3, r3, #1
 402 0028 1372     		strb	r3, [r2, #8]
  98:user/src/bt.c ****     return;
 403              		.loc 1 98 5 is_stmt 1 view .LVU82
 404 002a 0B48     		ldr	r0, .L37+4
 405              	.LVL21:
  98:user/src/bt.c ****     return;
 406              		.loc 1 98 5 is_stmt 0 view .LVU83
 407 002c FFF7FEFF 		bl	printString
 408              	.LVL22:
  99:user/src/bt.c ****   }
 409              		.loc 1 99 5 is_stmt 1 view .LVU84
 410 0030 02E0     		b	.L27
 411              	.LVL23:
 412              	.L34:
 106:user/src/bt.c ****     {
 107:user/src/bt.c ****       case BT_ACT_PLAY_PAUSE:
 108:user/src/bt.c ****         nextBtAction.timestamp = ACTION_NO_DELAY_MSEC;
 413              		.loc 1 108 9 view .LVU85
 414              		.loc 1 108 32 is_stmt 0 view .LVU86
 415 0032 084B     		ldr	r3, .L37
 416              		.loc 1 108 32 view .LVU87
 417 0034 0022     		movs	r2, #0
 418 0036 5A60     		str	r2, [r3, #4]
 109:user/src/bt.c ****         break;
 419              		.loc 1 109 9 is_stmt 1 view .LVU88
 420              	.LVL24:
 421              	.L27:
 110:user/src/bt.c **** 
 111:user/src/bt.c ****       case BT_ACT_NEXT:
 112:user/src/bt.c ****       case BT_ACT_PREV:
 113:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_RADIO_MUTE_DELAY_MSEC;
 114:user/src/bt.c ****         break;
 115:user/src/bt.c **** 
 116:user/src/bt.c ****       case BT_ACT_PWR_ON:
 117:user/src/bt.c ****       case BT_ACT_PWR_OFF:
 118:user/src/bt.c ****         nextBtAction.timestamp = ACTION_NO_DELAY_MSEC;
 119:user/src/bt.c ****         break;
 120:user/src/bt.c ****       
 121:user/src/bt.c ****       default:
 122:user/src/bt.c ****         printString("?");
 123:user/src/bt.c ****         break;
 124:user/src/bt.c ****     }
 125:user/src/bt.c ****   }
 126:user/src/bt.c **** }
 422              		.loc 1 126 1 is_stmt 0 view .LVU89
 423 0038 08BD     		pop	{r3, pc}
 424              	.LVL25:
 425              	.L33:
 113:user/src/bt.c ****         break;
 426              		.loc 1 113 9 is_stmt 1 view .LVU90
 113:user/src/bt.c ****         break;
 427              		.loc 1 113 34 is_stmt 0 view .LVU91
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 56


 428 003a FFF7FEFF 		bl	LL_GetTick
 429              	.LVL26:
 113:user/src/bt.c ****         break;
 430              		.loc 1 113 32 view .LVU92
 431 003e 054B     		ldr	r3, .L37
 432 0040 5860     		str	r0, [r3, #4]
 114:user/src/bt.c **** 
 433              		.loc 1 114 9 is_stmt 1 view .LVU93
 434 0042 F9E7     		b	.L27
 435              	.LVL27:
 436              	.L31:
 118:user/src/bt.c ****         break;
 437              		.loc 1 118 9 view .LVU94
 118:user/src/bt.c ****         break;
 438              		.loc 1 118 32 is_stmt 0 view .LVU95
 439 0044 034B     		ldr	r3, .L37
 118:user/src/bt.c ****         break;
 440              		.loc 1 118 32 view .LVU96
 441 0046 0022     		movs	r2, #0
 442 0048 5A60     		str	r2, [r3, #4]
 119:user/src/bt.c ****       
 443              		.loc 1 119 9 is_stmt 1 view .LVU97
 444 004a F5E7     		b	.L27
 445              	.L30:
 122:user/src/bt.c ****         break;
 446              		.loc 1 122 9 view .LVU98
 447 004c 0348     		ldr	r0, .L37+8
 448 004e FFF7FEFF 		bl	printString
 449              	.LVL28:
 123:user/src/bt.c ****     }
 450              		.loc 1 123 9 view .LVU99
 451 0052 F1E7     		b	.L27
 452              	.L38:
 453              		.align	2
 454              	.L37:
 455 0054 00000000 		.word	nextBtAction
 456 0058 00000000 		.word	.LC2
 457 005c 04000000 		.word	.LC3
 458              		.cfi_endproc
 459              	.LFE838:
 461              		.section	.text.handleBtActions,"ax",%progbits
 462              		.align	1
 463              		.global	handleBtActions
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	handleBtActions:
 470              	.LFB839:
 127:user/src/bt.c **** 
 128:user/src/bt.c **** void handleBtActions(void)
 129:user/src/bt.c **** {
 471              		.loc 1 129 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 130:user/src/bt.c ****   if (nextBtAction.action != BT_ACT_IDLE)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 57


 475              		.loc 1 130 3 view .LVU101
 476              		.loc 1 130 19 is_stmt 0 view .LVU102
 477 0000 214B     		ldr	r3, .L55
 478 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 479              		.loc 1 130 6 view .LVU103
 480 0004 03B9     		cbnz	r3, .L54
 481 0006 7047     		bx	lr
 482              	.L54:
 129:user/src/bt.c ****   if (nextBtAction.action != BT_ACT_IDLE)
 483              		.loc 1 129 1 view .LVU104
 484 0008 10B5     		push	{r4, lr}
 485              	.LCFI5:
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 4, -8
 488              		.cfi_offset 14, -4
 131:user/src/bt.c ****   {
 132:user/src/bt.c ****     if (LL_GetTick() >= nextBtAction.timestamp)
 489              		.loc 1 132 5 is_stmt 1 view .LVU105
 490              		.loc 1 132 9 is_stmt 0 view .LVU106
 491 000a FFF7FEFF 		bl	LL_GetTick
 492              	.LVL29:
 493              		.loc 1 132 37 view .LVU107
 494 000e 1E4B     		ldr	r3, .L55
 495 0010 5B68     		ldr	r3, [r3, #4]
 496              		.loc 1 132 8 view .LVU108
 497 0012 9842     		cmp	r0, r3
 498 0014 19D3     		bcc	.L39
 133:user/src/bt.c ****     {
 134:user/src/bt.c ****       switch (nextBtAction.action)
 499              		.loc 1 134 7 is_stmt 1 view .LVU109
 500              		.loc 1 134 27 is_stmt 0 view .LVU110
 501 0016 1C4B     		ldr	r3, .L55
 502 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 503              		.loc 1 134 7 view .LVU111
 504 001a 013B     		subs	r3, r3, #1
 505 001c 042B     		cmp	r3, #4
 506 001e 29D8     		bhi	.L41
 507 0020 DFE803F0 		tbb	[pc, r3]
 508              	.L43:
 509 0024 03       		.byte	(.L47-.L43)/2
 510 0025 14       		.byte	(.L46-.L43)/2
 511 0026 1A       		.byte	(.L45-.L43)/2
 512 0027 20       		.byte	(.L44-.L43)/2
 513 0028 24       		.byte	(.L42-.L43)/2
 514 0029 00       		.p2align 1
 515              	.L47:
 135:user/src/bt.c ****       {
 136:user/src/bt.c ****         case BT_ACT_PLAY_PAUSE:
 137:user/src/bt.c ****           generatePulse(PLAY_PAUSE_GPIO_Port, PLAY_PAUSE_Pin, SHORT_PULSE_MSEC);
 516              		.loc 1 137 11 is_stmt 1 view .LVU112
 517 002a 3C22     		movs	r2, #60
 518 002c 0121     		movs	r1, #1
 519 002e 1748     		ldr	r0, .L55+4
 520 0030 FFF7FEFF 		bl	generatePulse
 521              	.LVL30:
 138:user/src/bt.c ****           break;
 522              		.loc 1 138 11 view .LVU113
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 58


 523              	.L48:
 139:user/src/bt.c **** 
 140:user/src/bt.c ****         case BT_ACT_NEXT:
 141:user/src/bt.c ****           generatePulse(NEXT_GPIO_Port, NEXT_Pin, SHORT_PULSE_MSEC);
 142:user/src/bt.c ****           break;
 143:user/src/bt.c **** 
 144:user/src/bt.c ****         case BT_ACT_PREV:
 145:user/src/bt.c ****           generatePulse(PREV_GPIO_Port, PREV_Pin, SHORT_PULSE_MSEC);
 146:user/src/bt.c ****           break;
 147:user/src/bt.c **** 
 148:user/src/bt.c ****         case BT_ACT_PWR_ON:
 149:user/src/bt.c ****           ctrlBtPwr(true);
 150:user/src/bt.c ****           break;
 151:user/src/bt.c **** 
 152:user/src/bt.c ****         case BT_ACT_PWR_OFF:
 153:user/src/bt.c ****           ctrlBtPwr(false);
 154:user/src/bt.c ****           break;
 155:user/src/bt.c ****         
 156:user/src/bt.c ****         default:
 157:user/src/bt.c ****           printString("!");
 158:user/src/bt.c ****           break;
 159:user/src/bt.c ****       }
 160:user/src/bt.c ****       nextBtAction.count--;
 524              		.loc 1 160 7 view .LVU114
 525              		.loc 1 160 19 is_stmt 0 view .LVU115
 526 0034 144C     		ldr	r4, .L55
 527 0036 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 528              		.loc 1 160 25 view .LVU116
 529 0038 013B     		subs	r3, r3, #1
 530 003a 2372     		strb	r3, [r4, #8]
 161:user/src/bt.c ****       printString("-");
 531              		.loc 1 161 7 is_stmt 1 view .LVU117
 532 003c 1448     		ldr	r0, .L55+8
 533 003e FFF7FEFF 		bl	printString
 534              	.LVL31:
 162:user/src/bt.c ****       if(nextBtAction.count == 0)
 535              		.loc 1 162 7 view .LVU118
 536              		.loc 1 162 22 is_stmt 0 view .LVU119
 537 0042 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 538              		.loc 1 162 9 view .LVU120
 539 0044 D3B9     		cbnz	r3, .L49
 163:user/src/bt.c ****       {
 164:user/src/bt.c ****         nextBtAction.action = BT_ACT_IDLE;
 540              		.loc 1 164 9 is_stmt 1 view .LVU121
 541              		.loc 1 164 29 is_stmt 0 view .LVU122
 542 0046 0022     		movs	r2, #0
 543 0048 2270     		strb	r2, [r4]
 544              	.L39:
 165:user/src/bt.c ****       }
 166:user/src/bt.c ****       else
 167:user/src/bt.c ****       {
 168:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_MIN_DELAY_MSEC;
 169:user/src/bt.c ****       }
 170:user/src/bt.c ****     }
 171:user/src/bt.c ****   }
 172:user/src/bt.c **** }...
 545              		.loc 1 172 1 view .LVU123
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 59


 546 004a 10BD     		pop	{r4, pc}
 547              	.L46:
 141:user/src/bt.c ****           generatePulse(NEXT_GPIO_Port, NEXT_Pin, SHORT_PULSE_MSEC);
 548              		.loc 1 141 11 is_stmt 1 view .LVU124
 549 004c 3C22     		movs	r2, #60
 550 004e 0221     		movs	r1, #2
 551 0050 0E48     		ldr	r0, .L55+4
 552 0052 FFF7FEFF 		bl	generatePulse
 553              	.LVL32:
 142:user/src/bt.c ****           break;
 554              		.loc 1 142 11 view .LVU125
 555 0056 EDE7     		b	.L48
 556              	.L45:
 145:user/src/bt.c ****           generatePulse(PREV_GPIO_Port, PREV_Pin, SHORT_PULSE_MSEC);
 557              		.loc 1 145 11 view .LVU126
 558 0058 3C22     		movs	r2, #60
 559 005a 0421     		movs	r1, #4
 560 005c 0B48     		ldr	r0, .L55+4
 561 005e FFF7FEFF 		bl	generatePulse
 562              	.LVL33:
 146:user/src/bt.c ****           break;
 563              		.loc 1 146 11 view .LVU127
 564 0062 E7E7     		b	.L48
 565              	.L44:
 149:user/src/bt.c ****           ctrlBtPwr(true);
 566              		.loc 1 149 11 view .LVU128
 567 0064 0120     		movs	r0, #1
 568 0066 FFF7FEFF 		bl	ctrlBtPwr
 569              	.LVL34:
 150:user/src/bt.c ****           break;
 570              		.loc 1 150 11 view .LVU129
 571 006a E3E7     		b	.L48
 572              	.L42:
 153:user/src/bt.c ****           ctrlBtPwr(false);
 573              		.loc 1 153 11 view .LVU130
 574 006c 0020     		movs	r0, #0
 575 006e FFF7FEFF 		bl	ctrlBtPwr
 576              	.LVL35:
 154:user/src/bt.c ****           break;
 577              		.loc 1 154 11 view .LVU131
 578 0072 DFE7     		b	.L48
 579              	.L41:
 157:user/src/bt.c ****           printString("!");
 580              		.loc 1 157 11 view .LVU132
 581 0074 0748     		ldr	r0, .L55+12
 582 0076 FFF7FEFF 		bl	printString
 583              	.LVL36:
 158:user/src/bt.c ****           break;
 584              		.loc 1 158 11 view .LVU133
 585 007a DBE7     		b	.L48
 586              	.L49:
 168:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_MIN_DELAY_MSEC;
 587              		.loc 1 168 9 view .LVU134
 168:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_MIN_DELAY_MSEC;
 588              		.loc 1 168 34 is_stmt 0 view .LVU135
 589 007c FFF7FEFF 		bl	LL_GetTick
 590              	.LVL37:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 60


 168:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_MIN_DELAY_MSEC;
 591              		.loc 1 168 47 view .LVU136
 592 0080 C830     		adds	r0, r0, #200
 168:user/src/bt.c ****         nextBtAction.timestamp = LL_GetTick() + ACTION_MIN_DELAY_MSEC;
 593              		.loc 1 168 32 view .LVU137
 594 0082 014B     		ldr	r3, .L55
 595 0084 5860     		str	r0, [r3, #4]
 596              		.loc 1 172 1 view .LVU138
 597 0086 E0E7     		b	.L39
 598              	.L56:
 599              		.align	2
 600              	.L55:
 601 0088 00000000 		.word	nextBtAction
 602 008c 00000240 		.word	1073872896
 603 0090 04000000 		.word	.LC5
 604 0094 00000000 		.word	.LC4
 605              		.cfi_endproc
 606              	.LFE839:
 608              		.comm	isPlaying,1,1
 609              		.comm	pulseData,16,4
 610              		.comm	nextBtAction,12,4
 611              		.section	.rodata.addBluetoothAction.str1.4,"aMS",%progbits,1
 612              		.align	2
 613              	.LC2:
 614 0000 2B00     		.ascii	"+\000"
 615 0002 0000     		.space	2
 616              	.LC3:
 617 0004 3F00     		.ascii	"?\000"
 618              		.section	.rodata.generatePulse.str1.4,"aMS",%progbits,1
 619              		.align	2
 620              	.LC0:
 621 0000 7300     		.ascii	"s\000"
 622              		.section	.rodata.handleBtActions.str1.4,"aMS",%progbits,1
 623              		.align	2
 624              	.LC4:
 625 0000 2100     		.ascii	"!\000"
 626 0002 0000     		.space	2
 627              	.LC5:
 628 0004 2D00     		.ascii	"-\000"
 629              		.section	.rodata.handlePulse.str1.4,"aMS",%progbits,1
 630              		.align	2
 631              	.LC1:
 632 0000 7800     		.ascii	"x\000"
 633              		.text
 634              	.Letext0:
 635              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l100xc.h"
 636              		.file 5 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-non
 637              		.file 6 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-non
 638              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 639              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h"
 640              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h"
 641              		.file 10 "user/inc/bt.h"
 642              		.file 11 "Core/Inc/stm32l1xx_it.h"
 643              		.file 12 "user/inc/uart_print.h"
 644              		.file 13 "user/inc/io.h"
ARM GAS  C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bt.c
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:16     .text.initBtData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:24     .text.initBtData:0000000000000000 initBtData
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:55     .text.initBtData:0000000000000014 $d
                            *COM*:0000000000000010 pulseData
                            *COM*:000000000000000c nextBtAction
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:61     .text.initBluetoothPins:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:68     .text.initBluetoothPins:0000000000000000 initBluetoothPins
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:135    .text.initBluetoothPins:000000000000003c $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:141    .text.ctrlBtPwr:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:148    .text.ctrlBtPwr:0000000000000000 ctrlBtPwr
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:174    .text.ctrlBtPwr:0000000000000010 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:179    .text.generatePulse:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:186    .text.generatePulse:0000000000000000 generatePulse
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:247    .text.generatePulse:0000000000000030 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:253    .text.handlePulse:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:260    .text.handlePulse:0000000000000000 handlePulse
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:310    .text.handlePulse:000000000000002c $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:316    .text.stopPulse:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:323    .text.stopPulse:0000000000000000 stopPulse
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:340    .text.stopPulse:0000000000000008 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:345    .text.addBluetoothAction:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:352    .text.addBluetoothAction:0000000000000000 addBluetoothAction
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:388    .text.addBluetoothAction:000000000000001c $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:455    .text.addBluetoothAction:0000000000000054 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:462    .text.handleBtActions:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:469    .text.handleBtActions:0000000000000000 handleBtActions
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:509    .text.handleBtActions:0000000000000024 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:601    .text.handleBtActions:0000000000000088 $d
                            *COM*:0000000000000001 isPlaying
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:612    .rodata.addBluetoothAction.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:619    .rodata.generatePulse.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:623    .rodata.handleBtActions.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:630    .rodata.handlePulse.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:394    .text.addBluetoothAction:0000000000000021 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:394    .text.addBluetoothAction:0000000000000022 $t
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:514    .text.handleBtActions:0000000000000029 $d
C:\Users\domen\AppData\Local\Temp\cc9tjkOf.s:514    .text.handleBtActions:000000000000002a $t

UNDEFINED SYMBOLS
setPinState
LL_GetTick
printString
