{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 21:27:10 2010 " "Info: Processing started: Sun Nov 28 21:27:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off McGumps -c McGumps " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off McGumps -c McGumps" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcgumps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mcgumps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 McGumps-McGumps " "Info: Found design unit 1: McGumps-McGumps" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 McGumps " "Info: Found entity 1: McGumps" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipassthrough.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spipassthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIPassthrough-SPIPassthrough " "Info: Found design unit 1: SPIPassthrough-SPIPassthrough" {  } { { "SPIPassthrough.vhd" "" { Text "C:/Altera Temp/McGumps/SPIPassthrough.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPIPassthrough " "Info: Found entity 1: SPIPassthrough" {  } { { "SPIPassthrough.vhd" "" { Text "C:/Altera Temp/McGumps/SPIPassthrough.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialshiftregister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serialshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialShiftRegister-SerialShiftRegister " "Info: Found design unit 1: SerialShiftRegister-SerialShiftRegister" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SerialShiftRegister " "Info: Found entity 1: SerialShiftRegister" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDDecoder-SSDDecoder " "Info: Found design unit 1: SSDDecoder-SSDDecoder" {  } { { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDDecoder " "Info: Found entity 1: SSDDecoder" {  } { { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdmultiplexer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssdmultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDMultiplexer-SSDMultiplexer " "Info: Found design unit 1: SSDMultiplexer-SSDMultiplexer" {  } { { "SSDMultiplexer.vhd" "" { Text "C:/Altera Temp/McGumps/SSDMultiplexer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDMultiplexer " "Info: Found entity 1: SSDMultiplexer" {  } { { "SSDMultiplexer.vhd" "" { Text "C:/Altera Temp/McGumps/SSDMultiplexer.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdswitch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssdswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSDSwitch-SSDSwitch " "Info: Found design unit 1: SSDSwitch-SSDSwitch" {  } { { "SSDSwitch.vhd" "" { Text "C:/Altera Temp/McGumps/SSDSwitch.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSDSwitch " "Info: Found entity 1: SSDSwitch" {  } { { "SSDSwitch.vhd" "" { Text "C:/Altera Temp/McGumps/SSDSwitch.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "McGumps " "Info: Elaborating entity \"McGumps\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin4 McGumps.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(50): used implicit default value for signal \"h1Pin4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin5 McGumps.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(51): used implicit default value for signal \"h1Pin5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin6 McGumps.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(52): used implicit default value for signal \"h1Pin6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin7 McGumps.vhd(53) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(53): used implicit default value for signal \"h1Pin7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin8 McGumps.vhd(54) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(54): used implicit default value for signal \"h1Pin8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin9 McGumps.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(55): used implicit default value for signal \"h1Pin9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin10 McGumps.vhd(56) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(56): used implicit default value for signal \"h1Pin10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin12 McGumps.vhd(57) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(57): used implicit default value for signal \"h1Pin12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin14 McGumps.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(58): used implicit default value for signal \"h1Pin14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin16 McGumps.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(59): used implicit default value for signal \"h1Pin16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin18 McGumps.vhd(60) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(60): used implicit default value for signal \"h1Pin18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin28 McGumps.vhd(63) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(63): used implicit default value for signal \"h1Pin28\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin32 McGumps.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(65): used implicit default value for signal \"h1Pin32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1Pin36 McGumps.vhd(67) " "Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(67): used implicit default value for signal \"h1Pin36\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialShiftRegister SerialShiftRegister:shiftReg " "Info: Elaborating entity \"SerialShiftRegister\" for hierarchy \"SerialShiftRegister:shiftReg\"" {  } { { "McGumps.vhd" "shiftReg" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDSwitch SSDSwitch:switch " "Info: Elaborating entity \"SSDSwitch\" for hierarchy \"SSDSwitch:switch\"" {  } { { "McGumps.vhd" "switch" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDMultiplexer SSDMultiplexer:mux " "Info: Elaborating entity \"SSDMultiplexer\" for hierarchy \"SSDMultiplexer:mux\"" {  } { { "McGumps.vhd" "mux" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDDecoder SSDDecoder:decoder " "Info: Elaborating entity \"SSDDecoder\" for hierarchy \"SSDDecoder:decoder\"" {  } { { "McGumps.vhd" "decoder" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPassthrough SPIPassthrough:spiPT " "Info: Elaborating entity \"SPIPassthrough\" for hierarchy \"SPIPassthrough:spiPT\"" {  } { { "McGumps.vhd" "spiPT" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "SSDSwitch:switch\|counter\[0\]~0 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"SSDSwitch:switch\|counter\[0\]~0\"" {  } { { "SSDSwitch.vhd" "counter\[0\]~0" { Text "C:/Altera Temp/McGumps/SSDSwitch.vhd" 24 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SSDSwitch:switch\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"SSDSwitch:switch\|lpm_counter:counter_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSDSwitch:switch\|lpm_counter:counter_rtl_0 " "Info: Instantiated megafunction \"SSDSwitch:switch\|lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin4 GND " "Warning (13410): Pin \"h1Pin4\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin5 GND " "Warning (13410): Pin \"h1Pin5\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin6 GND " "Warning (13410): Pin \"h1Pin6\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin7 GND " "Warning (13410): Pin \"h1Pin7\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin8 GND " "Warning (13410): Pin \"h1Pin8\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin9 GND " "Warning (13410): Pin \"h1Pin9\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin10 GND " "Warning (13410): Pin \"h1Pin10\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin12 GND " "Warning (13410): Pin \"h1Pin12\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin14 GND " "Warning (13410): Pin \"h1Pin14\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin16 GND " "Warning (13410): Pin \"h1Pin16\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin18 GND " "Warning (13410): Pin \"h1Pin18\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin28 GND " "Warning (13410): Pin \"h1Pin28\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin32 GND " "Warning (13410): Pin \"h1Pin32\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "h1Pin36 GND " "Warning (13410): Pin \"h1Pin36\" is stuck at GND" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ssdSegments\[7\] VCC " "Warning (13410): Pin \"ssdSegments\[7\]\" is stuck at VCC" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "clockEnable VCC " "Warning (13410): Pin \"clockEnable\" is stuck at VCC" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Warning: Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port1Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port1Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin2 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin2\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin1 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin1\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port2Pin0 " "Warning (15610): No output dependent on input pin \"msp430Port2Pin0\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin3 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin3\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin2 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin2\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin1 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin1\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port4Pin0 " "Warning (15610): No output dependent on input pin \"msp430Port4Pin0\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin7 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin7\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin6 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin6\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin5 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin5\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msp430Port5Pin4 " "Warning (15610): No output dependent on input pin \"msp430Port5Pin4\"" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "90 " "Info: Implemented 90 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 21:27:16 2010 " "Info: Processing ended: Sun Nov 28 21:27:16 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 21:27:16 2010 " "Info: Processing started: Sun Nov 28 21:27:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off McGumps -c McGumps " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off McGumps -c McGumps" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "McGumps EPM7128AELC84-10 " "Info: Selected device EPM7128AELC84-10 for design \"McGumps\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[0\] " "Warning: Node \"msp430Port1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[1\] " "Warning: Node \"msp430Port1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[2\] " "Warning: Node \"msp430Port1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[3\] " "Warning: Node \"msp430Port1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[4\] " "Warning: Node \"msp430Port1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[5\] " "Warning: Node \"msp430Port1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[6\] " "Warning: Node \"msp430Port1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port1\[7\] " "Warning: Node \"msp430Port1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[0\] " "Warning: Node \"msp430Port2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[1\] " "Warning: Node \"msp430Port2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[2\] " "Warning: Node \"msp430Port2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[3\] " "Warning: Node \"msp430Port2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[4\] " "Warning: Node \"msp430Port2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[5\] " "Warning: Node \"msp430Port2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[6\] " "Warning: Node \"msp430Port2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port2\[7\] " "Warning: Node \"msp430Port2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[0\] " "Warning: Node \"msp430Port4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[1\] " "Warning: Node \"msp430Port4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[2\] " "Warning: Node \"msp430Port4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[3\] " "Warning: Node \"msp430Port4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[4\] " "Warning: Node \"msp430Port4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[5\] " "Warning: Node \"msp430Port4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[6\] " "Warning: Node \"msp430Port4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port4\[7\] " "Warning: Node \"msp430Port4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port4\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[0\] " "Warning: Node \"msp430Port5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[1\] " "Warning: Node \"msp430Port5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[2\] " "Warning: Node \"msp430Port5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[3\] " "Warning: Node \"msp430Port5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[4\] " "Warning: Node \"msp430Port5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[5\] " "Warning: Node \"msp430Port5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[6\] " "Warning: Node \"msp430Port5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "msp430Port5\[7\] " "Warning: Node \"msp430Port5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "msp430Port5\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WF7K_LCELL_INSERTED" "SSDDecoder:decoder\|Mux4~11 " "Warning: Macrocell buffer inserted after node \"SSDDecoder:decoder\|Mux4~11\"" {  } { { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 17 -1 0 } }  } 0 0 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 21:27:20 2010 " "Info: Processing ended: Sun Nov 28 21:27:20 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 21:27:21 2010 " "Info: Processing started: Sun Nov 28 21:27:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off McGumps -c McGumps " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off McGumps -c McGumps" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 21:27:24 2010 " "Info: Processing ended: Sun Nov 28 21:27:24 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 21:27:25 2010 " "Info: Processing started: Sun Nov 28 21:27:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off McGumps -c McGumps " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off McGumps -c McGumps" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register SerialShiftRegister:shiftReg\|state\[0\] register SerialShiftRegister:shiftReg\|data\[6\] 81.3 MHz 12.3 ns Internal " "Info: Clock \"clk\" has Internal fmax of 81.3 MHz between source register \"SerialShiftRegister:shiftReg\|state\[0\]\" and destination register \"SerialShiftRegister:shiftReg\|data\[6\]\" (period= 12.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns + Longest register register " "Info: + Longest register to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialShiftRegister:shiftReg\|state\[0\] 1 REG LC58 110 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 110; REG Node = 'SerialShiftRegister:shiftReg\|state\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.300 ns) 4.200 ns SerialShiftRegister:shiftReg\|Mux26~12 2 COMB LC36 1 " "Info: 2: + IC(2.900 ns) + CELL(1.300 ns) = 4.200 ns; Loc. = LC36; Fanout = 1; COMB Node = 'SerialShiftRegister:shiftReg\|Mux26~12'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { SerialShiftRegister:shiftReg|state[0] SerialShiftRegister:shiftReg|Mux26~12 } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 5.100 ns SerialShiftRegister:shiftReg\|Mux26~15 3 COMB LC37 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 5.100 ns; Loc. = LC37; Fanout = 1; COMB Node = 'SerialShiftRegister:shiftReg\|Mux26~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { SerialShiftRegister:shiftReg|Mux26~12 SerialShiftRegister:shiftReg|Mux26~15 } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.800 ns SerialShiftRegister:shiftReg\|data\[6\] 4 REG LC38 18 " "Info: 4: + IC(0.000 ns) + CELL(2.700 ns) = 7.800 ns; Loc. = LC38; Fanout = 18; REG Node = 'SerialShiftRegister:shiftReg\|data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 62.82 % ) " "Info: Total cell delay = 4.900 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 37.18 % ) " "Info: Total interconnect delay = 2.900 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { SerialShiftRegister:shiftReg|state[0] SerialShiftRegister:shiftReg|Mux26~12 SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { SerialShiftRegister:shiftReg|state[0] {} SerialShiftRegister:shiftReg|Mux26~12 {} SerialShiftRegister:shiftReg|Mux26~15 {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 2.900ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.900ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_83 40 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_83; Fanout = 40; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns SerialShiftRegister:shiftReg\|data\[6\] 2 REG LC38 18 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC38; Fanout = 18; REG Node = 'SerialShiftRegister:shiftReg\|data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_83 40 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_83; Fanout = 40; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns SerialShiftRegister:shiftReg\|state\[0\] 2 REG LC58 110 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC58; Fanout = 110; REG Node = 'SerialShiftRegister:shiftReg\|state\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { SerialShiftRegister:shiftReg|state[0] SerialShiftRegister:shiftReg|Mux26~12 SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { SerialShiftRegister:shiftReg|state[0] {} SerialShiftRegister:shiftReg|Mux26~12 {} SerialShiftRegister:shiftReg|Mux26~15 {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 2.900ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.900ns 2.700ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SerialShiftRegister:shiftReg\|data\[6\] msp430Port1Pin2 clk 7.800 ns register " "Info: tsu for register \"SerialShiftRegister:shiftReg\|data\[6\]\" (data pin = \"msp430Port1Pin2\", clock pin = \"clk\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns + Longest pin register " "Info: + Longest pin to register delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns msp430Port1Pin2 1 PIN PIN_33 84 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_33; Fanout = 84; PIN Node = 'msp430Port1Pin2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { msp430Port1Pin2 } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.300 ns) 5.600 ns SerialShiftRegister:shiftReg\|Mux26~15 2 COMB LC37 1 " "Info: 2: + IC(2.900 ns) + CELL(1.300 ns) = 5.600 ns; Loc. = LC37; Fanout = 1; COMB Node = 'SerialShiftRegister:shiftReg\|Mux26~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { msp430Port1Pin2 SerialShiftRegister:shiftReg|Mux26~15 } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 8.300 ns SerialShiftRegister:shiftReg\|data\[6\] 3 REG LC38 18 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 8.300 ns; Loc. = LC38; Fanout = 18; REG Node = 'SerialShiftRegister:shiftReg\|data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 65.06 % ) " "Info: Total cell delay = 5.400 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 34.94 % ) " "Info: Total interconnect delay = 2.900 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { msp430Port1Pin2 SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { msp430Port1Pin2 {} msp430Port1Pin2~out {} SerialShiftRegister:shiftReg|Mux26~15 {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 2.900ns 0.000ns } { 0.000ns 1.400ns 1.300ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_83 40 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_83; Fanout = 40; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns SerialShiftRegister:shiftReg\|data\[6\] 2 REG LC38 18 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC38; Fanout = 18; REG Node = 'SerialShiftRegister:shiftReg\|data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { msp430Port1Pin2 SerialShiftRegister:shiftReg|Mux26~15 SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { msp430Port1Pin2 {} msp430Port1Pin2~out {} SerialShiftRegister:shiftReg|Mux26~15 {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 2.900ns 0.000ns } { 0.000ns 1.400ns 1.300ns 2.700ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ssdSegments\[2\] SerialShiftRegister:shiftReg\|data_out\[3\] 21.600 ns register " "Info: tco from clock \"clk\" to destination pin \"ssdSegments\[2\]\" through register \"SerialShiftRegister:shiftReg\|data_out\[3\]\" is 21.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_83 40 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_83; Fanout = 40; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns SerialShiftRegister:shiftReg\|data_out\[3\] 2 REG LC46 26 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC46; Fanout = 26; REG Node = 'SerialShiftRegister:shiftReg\|data_out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk SerialShiftRegister:shiftReg|data_out[3] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data_out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data_out[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.600 ns + Longest register pin " "Info: + Longest register to pin delay is 16.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialShiftRegister:shiftReg\|data_out\[3\] 1 REG LC46 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 26; REG Node = 'SerialShiftRegister:shiftReg\|data_out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialShiftRegister:shiftReg|data_out[3] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.300 ns) 4.000 ns SSDDecoder:decoder\|Mux4~14 2 COMB LC110 1 " "Info: 2: + IC(2.700 ns) + CELL(1.300 ns) = 4.000 ns; Loc. = LC110; Fanout = 1; COMB Node = 'SSDDecoder:decoder\|Mux4~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { SerialShiftRegister:shiftReg|data_out[3] SSDDecoder:decoder|Mux4~14 } "NODE_NAME" } } { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 8.000 ns SSDDecoder:decoder\|Mux4~11 3 COMB LC111 1 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 8.000 ns; Loc. = LC111; Fanout = 1; COMB Node = 'SSDDecoder:decoder\|Mux4~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { SSDDecoder:decoder|Mux4~14 SSDDecoder:decoder|Mux4~11 } "NODE_NAME" } } { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 15.000 ns SSDDecoder:decoder\|Mux4~15 4 COMB LC105 1 " "Info: 4: + IC(2.600 ns) + CELL(4.400 ns) = 15.000 ns; Loc. = LC105; Fanout = 1; COMB Node = 'SSDDecoder:decoder\|Mux4~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SSDDecoder:decoder|Mux4~11 SSDDecoder:decoder|Mux4~15 } "NODE_NAME" } } { "SSDDecoder.vhd" "" { Text "C:/Altera Temp/McGumps/SSDDecoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 16.600 ns ssdSegments\[2\] 5 PIN PIN_68 0 " "Info: 5: + IC(0.000 ns) + CELL(1.600 ns) = 16.600 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'ssdSegments\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { SSDDecoder:decoder|Mux4~15 ssdSegments[2] } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.300 ns ( 68.07 % ) " "Info: Total cell delay = 11.300 ns ( 68.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 31.93 % ) " "Info: Total interconnect delay = 5.300 ns ( 31.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.600 ns" { SerialShiftRegister:shiftReg|data_out[3] SSDDecoder:decoder|Mux4~14 SSDDecoder:decoder|Mux4~11 SSDDecoder:decoder|Mux4~15 ssdSegments[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "16.600 ns" { SerialShiftRegister:shiftReg|data_out[3] {} SSDDecoder:decoder|Mux4~14 {} SSDDecoder:decoder|Mux4~11 {} SSDDecoder:decoder|Mux4~15 {} ssdSegments[2] {} } { 0.000ns 2.700ns 0.000ns 2.600ns 0.000ns } { 0.000ns 1.300ns 4.000ns 4.400ns 1.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|data_out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|data_out[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.600 ns" { SerialShiftRegister:shiftReg|data_out[3] SSDDecoder:decoder|Mux4~14 SSDDecoder:decoder|Mux4~11 SSDDecoder:decoder|Mux4~15 ssdSegments[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "16.600 ns" { SerialShiftRegister:shiftReg|data_out[3] {} SSDDecoder:decoder|Mux4~14 {} SSDDecoder:decoder|Mux4~11 {} SSDDecoder:decoder|Mux4~15 {} ssdSegments[2] {} } { 0.000ns 2.700ns 0.000ns 2.600ns 0.000ns } { 0.000ns 1.300ns 4.000ns 4.400ns 1.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "msp430Port5Pin1 h1Pin34 10.000 ns Longest " "Info: Longest tpd from source pin \"msp430Port5Pin1\" to destination pin \"h1Pin34\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns msp430Port5Pin1 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'msp430Port5Pin1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { msp430Port5Pin1 } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.400 ns) 8.400 ns msp430Port5Pin1~1 2 COMB LC19 1 " "Info: 2: + IC(2.600 ns) + CELL(4.400 ns) = 8.400 ns; Loc. = LC19; Fanout = 1; COMB Node = 'msp430Port5Pin1~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { msp430Port5Pin1 msp430Port5Pin1~1 } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 10.000 ns h1Pin34 3 PIN PIN_21 0 " "Info: 3: + IC(0.000 ns) + CELL(1.600 ns) = 10.000 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'h1Pin34'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { msp430Port5Pin1~1 h1Pin34 } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 74.00 % ) " "Info: Total cell delay = 7.400 ns ( 74.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 26.00 % ) " "Info: Total interconnect delay = 2.600 ns ( 26.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { msp430Port5Pin1 msp430Port5Pin1~1 h1Pin34 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { msp430Port5Pin1 {} msp430Port5Pin1~out {} msp430Port5Pin1~1 {} h1Pin34 {} } { 0.000ns 0.000ns 2.600ns 0.000ns } { 0.000ns 1.400ns 4.400ns 1.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SerialShiftRegister:shiftReg\|state\[0\] msp430Port1Pin0 clk -2.400 ns register " "Info: th for register \"SerialShiftRegister:shiftReg\|state\[0\]\" (data pin = \"msp430Port1Pin0\", clock pin = \"clk\") is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_83 40 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_83; Fanout = 40; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns SerialShiftRegister:shiftReg\|state\[0\] 2 REG LC58 110 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC58; Fanout = 110; REG Node = 'SerialShiftRegister:shiftReg\|state\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns msp430Port1Pin0 1 PIN PIN_4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_4; Fanout = 3; PIN Node = 'msp430Port1Pin0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { msp430Port1Pin0 } "NODE_NAME" } } { "McGumps.vhd" "" { Text "C:/Altera Temp/McGumps/McGumps.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.100 ns) 7.100 ns SerialShiftRegister:shiftReg\|state\[0\] 2 REG LC58 110 " "Info: 2: + IC(2.600 ns) + CELL(3.100 ns) = 7.100 ns; Loc. = LC58; Fanout = 110; REG Node = 'SerialShiftRegister:shiftReg\|state\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { msp430Port1Pin0 SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "SerialShiftRegister.vhd" "" { Text "C:/Altera Temp/McGumps/SerialShiftRegister.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 63.38 % ) " "Info: Total cell delay = 4.500 ns ( 63.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 36.62 % ) " "Info: Total interconnect delay = 2.600 ns ( 36.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { msp430Port1Pin0 SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { msp430Port1Pin0 {} msp430Port1Pin0~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 1.400ns 3.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { msp430Port1Pin0 SerialShiftRegister:shiftReg|state[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { msp430Port1Pin0 {} msp430Port1Pin0~out {} SerialShiftRegister:shiftReg|state[0] {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 1.400ns 3.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 21:27:27 2010 " "Info: Processing ended: Sun Nov 28 21:27:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Info: Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
