<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: User interrupts for STM32 L4 series</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CM3__nvic__defines__irqs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">User interrupts for STM32 L4 series<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__CM3__nvic__defines.html">Cortex-M NVIC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for User interrupts for STM32 L4 series:</div>
<div class="dyncontent">
<div class="center"><img src="group__CM3__nvic__defines__irqs.png" border="0" usemap="#agroup____CM3____nvic____defines____irqs" alt=""/></div>
<map name="agroup____CM3____nvic____defines____irqs" id="agroup____CM3____nvic____defines____irqs">
<area shape="rect" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller" alt="" coords="5,13,176,38"/>
<area shape="rect" title=" " alt="" coords="224,5,365,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0864d511942458745b9c18d8af866629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0864d511942458745b9c18d8af866629">NVIC_PVD_PVM_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0864d511942458745b9c18d8af866629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd0126847b7e6229660c4c37641060a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabcd0126847b7e6229660c4c37641060a">NVIC_TAMP_STAMP_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabcd0126847b7e6229660c4c37641060a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f9dced149e7cd485f14b33458cf26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">NVIC_RTC_WKUP_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga58f9dced149e7cd485f14b33458cf26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8e2976c268c36904be1228f88bf742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">NVIC_EXTI0_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f8e2976c268c36904be1228f88bf742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">NVIC_EXTI1_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">NVIC_EXTI2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">NVIC_EXTI3_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de89aec4f8e82516b6547ef84114f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">NVIC_EXTI4_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga36de89aec4f8e82516b6547ef84114f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">NVIC_DMA1_CHANNEL1_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4188fdd9274e29724f55b373f17917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e4188fdd9274e29724f55b373f17917">NVIC_DMA1_CHANNEL2_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6e4188fdd9274e29724f55b373f17917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75c829c7dd5c8a3502967354b311917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac75c829c7dd5c8a3502967354b311917">NVIC_DMA1_CHANNEL3_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac75c829c7dd5c8a3502967354b311917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f459933cd63f80fa65fc794e8f7428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga32f459933cd63f80fa65fc794e8f7428">NVIC_DMA1_CHANNEL4_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga32f459933cd63f80fa65fc794e8f7428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764fae7693868a7acccf8bba7552833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6764fae7693868a7acccf8bba7552833">NVIC_DMA1_CHANNEL5_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6764fae7693868a7acccf8bba7552833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1516d929b8b02cc21a2d484e10b1514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab1516d929b8b02cc21a2d484e10b1514">NVIC_DMA1_CHANNEL6_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab1516d929b8b02cc21a2d484e10b1514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5a515d490d4cd88b0b34e89e8ceca20f">NVIC_DMA1_CHANNEL7_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06953911de3084ba1524b1e19640bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e06953911de3084ba1524b1e19640bc">NVIC_ADC1_2_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga6e06953911de3084ba1524b1e19640bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae340da9728de6a45891e54422d5c3357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae340da9728de6a45891e54422d5c3357">NVIC_CAN1_TX_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gae340da9728de6a45891e54422d5c3357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a51178193a7085e195581a2a8f311cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8a51178193a7085e195581a2a8f311cb">NVIC_CAN1_RX0_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga8a51178193a7085e195581a2a8f311cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6988ae65452f4ec755d68c548f1d94be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6988ae65452f4ec755d68c548f1d94be">NVIC_CAN1_RX1_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga6988ae65452f4ec755d68c548f1d94be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b44c61905e6d8031c23d0b16932b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga83b44c61905e6d8031c23d0b16932b0a">NVIC_CAN1_SCE_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga83b44c61905e6d8031c23d0b16932b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">NVIC_EXTI9_5_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795ad13353ae5583532663844cfeeb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga795ad13353ae5583532663844cfeeb3f">NVIC_TIM1_BRK_TIM15_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga795ad13353ae5583532663844cfeeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35183e2b1f3d379f11648119bf358bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga35183e2b1f3d379f11648119bf358bf9">NVIC_TIM1_UP_TIM16_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga35183e2b1f3d379f11648119bf358bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fbff0e620b9cd039b3ba1a612a2410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad3fbff0e620b9cd039b3ba1a612a2410">NVIC_TIM1_TRG_COM_TIM17_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gad3fbff0e620b9cd039b3ba1a612a2410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737861bf387040ad4eed85bc819cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">NVIC_TIM3_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga6737861bf387040ad4eed85bc819cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">NVIC_TIM4_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3893d9615ab33525058f971cfc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">NVIC_I2C1_EV_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gad8f3893d9615ab33525058f971cfc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">NVIC_I2C1_ER_IRQ</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">NVIC_I2C2_EV_IRQ</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341f6604585f3d269e1598bfd45119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">NVIC_I2C2_ER_IRQ</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaa341f6604585f3d269e1598bfd45119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0576639d843f10d786af686c91edfa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">NVIC_SPI2_IRQ</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga0576639d843f10d786af686c91edfa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702094b52f34c73f184f097638599be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">NVIC_USART2_IRQ</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga702094b52f34c73f184f097638599be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfba852263804648a192192995777473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">NVIC_USART3_IRQ</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gadfba852263804648a192192995777473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">NVIC_EXTI15_10_IRQ</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">NVIC_RTC_ALARM_IRQ</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ce2d1017b89924207d0fe15fa6018d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad1ce2d1017b89924207d0fe15fa6018d">NVIC_DFSDM3_IRQ</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gad1ce2d1017b89924207d0fe15fa6018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fc506e33467672cb75e41f8b9321eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga96fc506e33467672cb75e41f8b9321eb">NVIC_TIM8_BRK_IRQ</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga96fc506e33467672cb75e41f8b9321eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64b66b5bc4e235d731aea398aa14920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac64b66b5bc4e235d731aea398aa14920">NVIC_TIM8_UP_IRQ</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:gac64b66b5bc4e235d731aea398aa14920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb6ac26953cd402dd88bbb80fb2ebf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafcb6ac26953cd402dd88bbb80fb2ebf7">NVIC_TIM8_TRG_COM_IRQ</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:gafcb6ac26953cd402dd88bbb80fb2ebf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e123d5a3999b661004779a9049013a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">NVIC_TIM8_CC_IRQ</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga9e123d5a3999b661004779a9049013a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a77d69664891936b47ee242c006c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">NVIC_ADC3_IRQ</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga1a77d69664891936b47ee242c006c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fe18104916dff52d9908444faa059e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa8fe18104916dff52d9908444faa059e">NVIC_FMC_IRQ</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:gaa8fe18104916dff52d9908444faa059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c628e293e1c822eb472d4e978021f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3c628e293e1c822eb472d4e978021f16">NVIC_SDMMC1_IRQ</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga3c628e293e1c822eb472d4e978021f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f69b1b7ee941c8389e26af84edda564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">NVIC_TIM5_IRQ</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga0f69b1b7ee941c8389e26af84edda564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">NVIC_SPI3_IRQ</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">NVIC_UART4_IRQ</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">NVIC_UART5_IRQ</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa498ed996da013d5054f8465f01dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8aa498ed996da013d5054f8465f01dc0">NVIC_TIM6_DACUNDER_IRQ</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:ga8aa498ed996da013d5054f8465f01dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga22c8e68199295b01bbbe16ed33cfda45">NVIC_TIM7_IRQ</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga22c8e68199295b01bbbe16ed33cfda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33941d7ae650eff793b6e218572b1a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga33941d7ae650eff793b6e218572b1a52">NVIC_DMA2_CHANNEL1_IRQ</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga33941d7ae650eff793b6e218572b1a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5eb0be679ef234be19a20ddfd88ee79e">NVIC_DMA2_CHANNEL2_IRQ</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308f988de4b513fd201be34a09536543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga308f988de4b513fd201be34a09536543">NVIC_DMA2_CHANNEL3_IRQ</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga308f988de4b513fd201be34a09536543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa4a2d1ab11cfa165616cc5e4fdf91e65">NVIC_DMA2_CHANNEL4_IRQ</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196f770af180ca4e16dcd3f94738617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad196f770af180ca4e16dcd3f94738617">NVIC_DMA2_CHANNEL5_IRQ</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gad196f770af180ca4e16dcd3f94738617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9aea4450712c2e9ea0c095598cc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0af9aea4450712c2e9ea0c095598cc38">NVIC_DFSDM0_IRQ</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga0af9aea4450712c2e9ea0c095598cc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2434ed4d20ad25382c566fc7374c4a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga2434ed4d20ad25382c566fc7374c4a4d">NVIC_DFSDM1_IRQ</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:ga2434ed4d20ad25382c566fc7374c4a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad019bc621374ef1a640d4edf3ed48335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad019bc621374ef1a640d4edf3ed48335">NVIC_DFSDM2_IRQ</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:gad019bc621374ef1a640d4edf3ed48335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9354d4604cd8afdca53cbdb1e125893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad9354d4604cd8afdca53cbdb1e125893">NVIC_COMP_IRQ</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:gad9354d4604cd8afdca53cbdb1e125893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gace5fd270f0c4672e4e4dfa3a3ec21428">NVIC_LPTIM1_IRQ</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab694a1172a08f8ed8ccc5f43c4ed2e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab694a1172a08f8ed8ccc5f43c4ed2e3d">NVIC_LPTIM2_IRQ</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:gab694a1172a08f8ed8ccc5f43c4ed2e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">NVIC_OTG_FS_IRQ</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga8de1951cf8a3a6bf72fef421e10fd8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024938bdf34c9801667b7e25da7183ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga024938bdf34c9801667b7e25da7183ec">NVIC_DMA2_CHANNEL6_IRQ</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:ga024938bdf34c9801667b7e25da7183ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188bb8b3790935dfff48686ecb63b827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga188bb8b3790935dfff48686ecb63b827">NVIC_DMA2_CHANNEL7_IRQ</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga188bb8b3790935dfff48686ecb63b827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12202dad79cc41fe82e1b69ce25f51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac12202dad79cc41fe82e1b69ce25f51c">NVIC_LPUART1_IRQ</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gac12202dad79cc41fe82e1b69ce25f51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">NVIC_QUADSPI_IRQ</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">NVIC_I2C3_EV_IRQ</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd653d12bffe371b726aa7edc485d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">NVIC_I2C3_ER_IRQ</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga5cd653d12bffe371b726aa7edc485d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4944cdde51d4f44f9b60a19a2c0343db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4944cdde51d4f44f9b60a19a2c0343db">NVIC_SAI1_IRQ</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga4944cdde51d4f44f9b60a19a2c0343db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf845a3c76b43c96443716a04d8d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad5bf845a3c76b43c96443716a04d8d2a">NVIC_SAI2_IRQ</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:gad5bf845a3c76b43c96443716a04d8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44fafe1c4247506f6a957e06111ca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab44fafe1c4247506f6a957e06111ca05">NVIC_SWPMI1_IRQ</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:gab44fafe1c4247506f6a957e06111ca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc44a00ae2564601010c8b51d7b537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga7cc44a00ae2564601010c8b51d7b537c">NVIC_TSC_IRQ</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:ga7cc44a00ae2564601010c8b51d7b537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d371f8bd84855456da03759bc8e61da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga7d371f8bd84855456da03759bc8e61da">NVIC_LCD_IRQ</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:ga7d371f8bd84855456da03759bc8e61da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d6f13e48378eb69c4b06af07a3d0fad">NVIC_AES_IRQ</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga52b908ecce5f22d5a8b609e1c9e3805e">NVIC_RNG_IRQ</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b46aad3d0804bc154ff689ff30e112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">NVIC_FPU_IRQ</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga43b46aad3d0804bc154ff689ff30e112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbeb987e5591b664a154516eb9ed7a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gacbeb987e5591b664a154516eb9ed7a30">NVIC_HASH_CRS_IRQ</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:gacbeb987e5591b664a154516eb9ed7a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">NVIC_I2C4_EV_IRQ</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">NVIC_I2C4_ER_IRQ</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bae279fc35054ec6ee69dcf97b4952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae4bae279fc35054ec6ee69dcf97b4952">NVIC_DCMI_IRQ</a>&#160;&#160;&#160;85</td></tr>
<tr class="separator:gae4bae279fc35054ec6ee69dcf97b4952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b715d9e7643156377ca434d02e14477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4b715d9e7643156377ca434d02e14477">NVIC_CAN2_TX_IRQ</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga4b715d9e7643156377ca434d02e14477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9167dfb66707e1cbffe8dd332df3b122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9167dfb66707e1cbffe8dd332df3b122">NVIC_CAN2_RX0_IRQ</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:ga9167dfb66707e1cbffe8dd332df3b122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323b338806de38efaa7d38dcaf75abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga323b338806de38efaa7d38dcaf75abff">NVIC_CAN2_RX1_IRQ</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:ga323b338806de38efaa7d38dcaf75abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5d4c579eaa76622d0426545d23b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadd5d4c579eaa76622d0426545d23b279">NVIC_CAN2_SCE_IRQ</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:gadd5d4c579eaa76622d0426545d23b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539f99709751bf00f11fd6051b2f4f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga539f99709751bf00f11fd6051b2f4f64">NVIC_DMA2D_IRQ</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:ga539f99709751bf00f11fd6051b2f4f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6e06953911de3084ba1524b1e19640bc" name="ga6e06953911de3084ba1524b1e19640bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e06953911de3084ba1524b1e19640bc">&#9670;&nbsp;</a></span>NVIC_ADC1_2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC1_2_IRQ&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1a77d69664891936b47ee242c006c155" name="ga1a77d69664891936b47ee242c006c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a77d69664891936b47ee242c006c155">&#9670;&nbsp;</a></span>NVIC_ADC3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC3_IRQ&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4d6f13e48378eb69c4b06af07a3d0fad" name="ga4d6f13e48378eb69c4b06af07a3d0fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6f13e48378eb69c4b06af07a3d0fad">&#9670;&nbsp;</a></span>NVIC_AES_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_AES_IRQ&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00095">95</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga8a51178193a7085e195581a2a8f311cb" name="ga8a51178193a7085e195581a2a8f311cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a51178193a7085e195581a2a8f311cb">&#9670;&nbsp;</a></span>NVIC_CAN1_RX0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN1_RX0_IRQ&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6988ae65452f4ec755d68c548f1d94be" name="ga6988ae65452f4ec755d68c548f1d94be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6988ae65452f4ec755d68c548f1d94be">&#9670;&nbsp;</a></span>NVIC_CAN1_RX1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN1_RX1_IRQ&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga83b44c61905e6d8031c23d0b16932b0a" name="ga83b44c61905e6d8031c23d0b16932b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b44c61905e6d8031c23d0b16932b0a">&#9670;&nbsp;</a></span>NVIC_CAN1_SCE_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN1_SCE_IRQ&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gae340da9728de6a45891e54422d5c3357" name="gae340da9728de6a45891e54422d5c3357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae340da9728de6a45891e54422d5c3357">&#9670;&nbsp;</a></span>NVIC_CAN1_TX_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN1_TX_IRQ&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga9167dfb66707e1cbffe8dd332df3b122" name="ga9167dfb66707e1cbffe8dd332df3b122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9167dfb66707e1cbffe8dd332df3b122">&#9670;&nbsp;</a></span>NVIC_CAN2_RX0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_RX0_IRQ&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00103">103</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga323b338806de38efaa7d38dcaf75abff" name="ga323b338806de38efaa7d38dcaf75abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323b338806de38efaa7d38dcaf75abff">&#9670;&nbsp;</a></span>NVIC_CAN2_RX1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_RX1_IRQ&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00104">104</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gadd5d4c579eaa76622d0426545d23b279" name="gadd5d4c579eaa76622d0426545d23b279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5d4c579eaa76622d0426545d23b279">&#9670;&nbsp;</a></span>NVIC_CAN2_SCE_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_SCE_IRQ&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00105">105</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4b715d9e7643156377ca434d02e14477" name="ga4b715d9e7643156377ca434d02e14477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b715d9e7643156377ca434d02e14477">&#9670;&nbsp;</a></span>NVIC_CAN2_TX_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CAN2_TX_IRQ&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00102">102</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad9354d4604cd8afdca53cbdb1e125893" name="gad9354d4604cd8afdca53cbdb1e125893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9354d4604cd8afdca53cbdb1e125893">&#9670;&nbsp;</a></span>NVIC_COMP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_COMP_IRQ&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gae4bae279fc35054ec6ee69dcf97b4952" name="gae4bae279fc35054ec6ee69dcf97b4952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4bae279fc35054ec6ee69dcf97b4952">&#9670;&nbsp;</a></span>NVIC_DCMI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DCMI_IRQ&#160;&#160;&#160;85</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00101">101</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0af9aea4450712c2e9ea0c095598cc38" name="ga0af9aea4450712c2e9ea0c095598cc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af9aea4450712c2e9ea0c095598cc38">&#9670;&nbsp;</a></span>NVIC_DFSDM0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM0_IRQ&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga2434ed4d20ad25382c566fc7374c4a4d" name="ga2434ed4d20ad25382c566fc7374c4a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2434ed4d20ad25382c566fc7374c4a4d">&#9670;&nbsp;</a></span>NVIC_DFSDM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM1_IRQ&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00078">78</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad019bc621374ef1a640d4edf3ed48335" name="gad019bc621374ef1a640d4edf3ed48335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad019bc621374ef1a640d4edf3ed48335">&#9670;&nbsp;</a></span>NVIC_DFSDM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM2_IRQ&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad1ce2d1017b89924207d0fe15fa6018d" name="gad1ce2d1017b89924207d0fe15fa6018d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ce2d1017b89924207d0fe15fa6018d">&#9670;&nbsp;</a></span>NVIC_DFSDM3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DFSDM3_IRQ&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gae5733a4fe236b6e63c59e7190b5674bd" name="gae5733a4fe236b6e63c59e7190b5674bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5733a4fe236b6e63c59e7190b5674bd">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL1_IRQ&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6e4188fdd9274e29724f55b373f17917" name="ga6e4188fdd9274e29724f55b373f17917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e4188fdd9274e29724f55b373f17917">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL2_IRQ&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00028">28</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gac75c829c7dd5c8a3502967354b311917" name="gac75c829c7dd5c8a3502967354b311917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75c829c7dd5c8a3502967354b311917">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL3_IRQ&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga32f459933cd63f80fa65fc794e8f7428" name="ga32f459933cd63f80fa65fc794e8f7428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f459933cd63f80fa65fc794e8f7428">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL4_IRQ&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6764fae7693868a7acccf8bba7552833" name="ga6764fae7693868a7acccf8bba7552833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6764fae7693868a7acccf8bba7552833">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL5_IRQ&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gab1516d929b8b02cc21a2d484e10b1514" name="gab1516d929b8b02cc21a2d484e10b1514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1516d929b8b02cc21a2d484e10b1514">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL6_IRQ&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5a515d490d4cd88b0b34e89e8ceca20f" name="ga5a515d490d4cd88b0b34e89e8ceca20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a515d490d4cd88b0b34e89e8ceca20f">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL7_IRQ&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga33941d7ae650eff793b6e218572b1a52" name="ga33941d7ae650eff793b6e218572b1a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33941d7ae650eff793b6e218572b1a52">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL1_IRQ&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5eb0be679ef234be19a20ddfd88ee79e" name="ga5eb0be679ef234be19a20ddfd88ee79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb0be679ef234be19a20ddfd88ee79e">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL2_IRQ&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga308f988de4b513fd201be34a09536543" name="ga308f988de4b513fd201be34a09536543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308f988de4b513fd201be34a09536543">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL3_IRQ&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00074">74</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa4a2d1ab11cfa165616cc5e4fdf91e65" name="gaa4a2d1ab11cfa165616cc5e4fdf91e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a2d1ab11cfa165616cc5e4fdf91e65">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL4_IRQ&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00075">75</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad196f770af180ca4e16dcd3f94738617" name="gad196f770af180ca4e16dcd3f94738617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad196f770af180ca4e16dcd3f94738617">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL5_IRQ&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00076">76</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga024938bdf34c9801667b7e25da7183ec" name="ga024938bdf34c9801667b7e25da7183ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga024938bdf34c9801667b7e25da7183ec">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL6_IRQ&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00084">84</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga188bb8b3790935dfff48686ecb63b827" name="ga188bb8b3790935dfff48686ecb63b827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188bb8b3790935dfff48686ecb63b827">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL7_IRQ&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga539f99709751bf00f11fd6051b2f4f64" name="ga539f99709751bf00f11fd6051b2f4f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539f99709751bf00f11fd6051b2f4f64">&#9670;&nbsp;</a></span>NVIC_DMA2D_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2D_IRQ&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00106">106</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga8f8e2976c268c36904be1228f88bf742" name="ga8f8e2976c268c36904be1228f88bf742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f8e2976c268c36904be1228f88bf742">&#9670;&nbsp;</a></span>NVIC_EXTI0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI0_IRQ&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00022">22</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaabef8ca19335a9ee1b0dda029fd58927" name="gaabef8ca19335a9ee1b0dda029fd58927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabef8ca19335a9ee1b0dda029fd58927">&#9670;&nbsp;</a></span>NVIC_EXTI15_10_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI15_10_IRQ&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gafce451f5f9d90f888d4f7dbc7d9d1b3d" name="gafce451f5f9d90f888d4f7dbc7d9d1b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce451f5f9d90f888d4f7dbc7d9d1b3d">&#9670;&nbsp;</a></span>NVIC_EXTI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI1_IRQ&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gafa9331db3c6885a9a8bcdfbd72e6999e" name="gafa9331db3c6885a9a8bcdfbd72e6999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9331db3c6885a9a8bcdfbd72e6999e">&#9670;&nbsp;</a></span>NVIC_EXTI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI2_IRQ&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4af71b42148e214e5953c3c41cb2d3f5" name="ga4af71b42148e214e5953c3c41cb2d3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af71b42148e214e5953c3c41cb2d3f5">&#9670;&nbsp;</a></span>NVIC_EXTI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI3_IRQ&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga36de89aec4f8e82516b6547ef84114f5" name="ga36de89aec4f8e82516b6547ef84114f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36de89aec4f8e82516b6547ef84114f5">&#9670;&nbsp;</a></span>NVIC_EXTI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI4_IRQ&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga02a1d395e323d8c2b12aad7804c9dfff" name="ga02a1d395e323d8c2b12aad7804c9dfff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a1d395e323d8c2b12aad7804c9dfff">&#9670;&nbsp;</a></span>NVIC_EXTI9_5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI9_5_IRQ&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaeefe8073a5858048d96f19f1c411f571" name="gaeefe8073a5858048d96f19f1c411f571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefe8073a5858048d96f19f1c411f571">&#9670;&nbsp;</a></span>NVIC_FLASH_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FLASH_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00020">20</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa8fe18104916dff52d9908444faa059e" name="gaa8fe18104916dff52d9908444faa059e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8fe18104916dff52d9908444faa059e">&#9670;&nbsp;</a></span>NVIC_FMC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FMC_IRQ&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga43b46aad3d0804bc154ff689ff30e112" name="ga43b46aad3d0804bc154ff689ff30e112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b46aad3d0804bc154ff689ff30e112">&#9670;&nbsp;</a></span>NVIC_FPU_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FPU_IRQ&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00097">97</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gacbeb987e5591b664a154516eb9ed7a30" name="gacbeb987e5591b664a154516eb9ed7a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbeb987e5591b664a154516eb9ed7a30">&#9670;&nbsp;</a></span>NVIC_HASH_CRS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HASH_CRS_IRQ&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00098">98</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga06c54c6b93c3e1d582e8f1feb9ed9bbc" name="ga06c54c6b93c3e1d582e8f1feb9ed9bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">&#9670;&nbsp;</a></span>NVIC_I2C1_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_ER_IRQ&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad8f3893d9615ab33525058f971cfc3a8" name="gad8f3893d9615ab33525058f971cfc3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f3893d9615ab33525058f971cfc3a8">&#9670;&nbsp;</a></span>NVIC_I2C1_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_EV_IRQ&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa341f6604585f3d269e1598bfd45119f" name="gaa341f6604585f3d269e1598bfd45119f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa341f6604585f3d269e1598bfd45119f">&#9670;&nbsp;</a></span>NVIC_I2C2_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_ER_IRQ&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaf98e9219274c1bc6db9f35adfc762c4a" name="gaf98e9219274c1bc6db9f35adfc762c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98e9219274c1bc6db9f35adfc762c4a">&#9670;&nbsp;</a></span>NVIC_I2C2_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_EV_IRQ&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5cd653d12bffe371b726aa7edc485d98" name="ga5cd653d12bffe371b726aa7edc485d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd653d12bffe371b726aa7edc485d98">&#9670;&nbsp;</a></span>NVIC_I2C3_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_ER_IRQ&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00089">89</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaba23cd3a7894607ef6596c923c0c2c07" name="gaba23cd3a7894607ef6596c923c0c2c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba23cd3a7894607ef6596c923c0c2c07">&#9670;&nbsp;</a></span>NVIC_I2C3_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_EV_IRQ&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00088">88</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549" name="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">&#9670;&nbsp;</a></span>NVIC_I2C4_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_ER_IRQ&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00100">100</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0e55148a8fb8eeab0795037c38e034f8" name="ga0e55148a8fb8eeab0795037c38e034f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e55148a8fb8eeab0795037c38e034f8">&#9670;&nbsp;</a></span>NVIC_I2C4_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_EV_IRQ&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00099">99</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gab5735bab073d7a2c893b4c0b85fc5357" name="gab5735bab073d7a2c893b4c0b85fc5357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5735bab073d7a2c893b4c0b85fc5357">&#9670;&nbsp;</a></span>NVIC_IRQ_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ_COUNT&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00108">108</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga7d371f8bd84855456da03759bc8e61da" name="ga7d371f8bd84855456da03759bc8e61da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d371f8bd84855456da03759bc8e61da">&#9670;&nbsp;</a></span>NVIC_LCD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LCD_IRQ&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00094">94</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gace5fd270f0c4672e4e4dfa3a3ec21428" name="gace5fd270f0c4672e4e4dfa3a3ec21428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace5fd270f0c4672e4e4dfa3a3ec21428">&#9670;&nbsp;</a></span>NVIC_LPTIM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM1_IRQ&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00081">81</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gab694a1172a08f8ed8ccc5f43c4ed2e3d" name="gab694a1172a08f8ed8ccc5f43c4ed2e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab694a1172a08f8ed8ccc5f43c4ed2e3d">&#9670;&nbsp;</a></span>NVIC_LPTIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM2_IRQ&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gac12202dad79cc41fe82e1b69ce25f51c" name="gac12202dad79cc41fe82e1b69ce25f51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12202dad79cc41fe82e1b69ce25f51c">&#9670;&nbsp;</a></span>NVIC_LPUART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPUART1_IRQ&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00086">86</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga8de1951cf8a3a6bf72fef421e10fd8ba" name="ga8de1951cf8a3a6bf72fef421e10fd8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de1951cf8a3a6bf72fef421e10fd8ba">&#9670;&nbsp;</a></span>NVIC_OTG_FS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_OTG_FS_IRQ&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00083">83</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0864d511942458745b9c18d8af866629" name="ga0864d511942458745b9c18d8af866629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0864d511942458745b9c18d8af866629">&#9670;&nbsp;</a></span>NVIC_PVD_PVM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PVD_PVM_IRQ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00017">17</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga226cae352990b0ef1ac6b8f5e83ecc41" name="ga226cae352990b0ef1ac6b8f5e83ecc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226cae352990b0ef1ac6b8f5e83ecc41">&#9670;&nbsp;</a></span>NVIC_QUADSPI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_QUADSPI_IRQ&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00087">87</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gabe5c5c77472e09a23c30813762ce6de2" name="gabe5c5c77472e09a23c30813762ce6de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5c5c77472e09a23c30813762ce6de2">&#9670;&nbsp;</a></span>NVIC_RCC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RCC_IRQ&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00021">21</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga52b908ecce5f22d5a8b609e1c9e3805e" name="ga52b908ecce5f22d5a8b609e1c9e3805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b908ecce5f22d5a8b609e1c9e3805e">&#9670;&nbsp;</a></span>NVIC_RNG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RNG_IRQ&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00096">96</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga726962a8b47d5dc1ae9cb99257fd16e1" name="ga726962a8b47d5dc1ae9cb99257fd16e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726962a8b47d5dc1ae9cb99257fd16e1">&#9670;&nbsp;</a></span>NVIC_RTC_ALARM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_ALARM_IRQ&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga58f9dced149e7cd485f14b33458cf26e" name="ga58f9dced149e7cd485f14b33458cf26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f9dced149e7cd485f14b33458cf26e">&#9670;&nbsp;</a></span>NVIC_RTC_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_WKUP_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00019">19</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4944cdde51d4f44f9b60a19a2c0343db" name="ga4944cdde51d4f44f9b60a19a2c0343db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4944cdde51d4f44f9b60a19a2c0343db">&#9670;&nbsp;</a></span>NVIC_SAI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI1_IRQ&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00090">90</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad5bf845a3c76b43c96443716a04d8d2a" name="gad5bf845a3c76b43c96443716a04d8d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5bf845a3c76b43c96443716a04d8d2a">&#9670;&nbsp;</a></span>NVIC_SAI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI2_IRQ&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00091">91</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga3c628e293e1c822eb472d4e978021f16" name="ga3c628e293e1c822eb472d4e978021f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c628e293e1c822eb472d4e978021f16">&#9670;&nbsp;</a></span>NVIC_SDMMC1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SDMMC1_IRQ&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00065">65</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa566ccef412683674023b8efafc6ea06" name="gaa566ccef412683674023b8efafc6ea06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa566ccef412683674023b8efafc6ea06">&#9670;&nbsp;</a></span>NVIC_SPI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI1_IRQ&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0576639d843f10d786af686c91edfa04" name="ga0576639d843f10d786af686c91edfa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0576639d843f10d786af686c91edfa04">&#9670;&nbsp;</a></span>NVIC_SPI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI2_IRQ&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga01e0678b02be4b6c6d707e34d5bdeee6" name="ga01e0678b02be4b6c6d707e34d5bdeee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e0678b02be4b6c6d707e34d5bdeee6">&#9670;&nbsp;</a></span>NVIC_SPI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI3_IRQ&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00067">67</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gab44fafe1c4247506f6a957e06111ca05" name="gab44fafe1c4247506f6a957e06111ca05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44fafe1c4247506f6a957e06111ca05">&#9670;&nbsp;</a></span>NVIC_SWPMI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SWPMI1_IRQ&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00092">92</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gabcd0126847b7e6229660c4c37641060a" name="gabcd0126847b7e6229660c4c37641060a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd0126847b7e6229660c4c37641060a">&#9670;&nbsp;</a></span>NVIC_TAMP_STAMP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TAMP_STAMP_IRQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00018">18</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga795ad13353ae5583532663844cfeeb3f" name="ga795ad13353ae5583532663844cfeeb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga795ad13353ae5583532663844cfeeb3f">&#9670;&nbsp;</a></span>NVIC_TIM1_BRK_TIM15_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_BRK_TIM15_IRQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa1165591628dac653b24190fa4ba33e9" name="gaa1165591628dac653b24190fa4ba33e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1165591628dac653b24190fa4ba33e9">&#9670;&nbsp;</a></span>NVIC_TIM1_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_CC_IRQ&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gad3fbff0e620b9cd039b3ba1a612a2410" name="gad3fbff0e620b9cd039b3ba1a612a2410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3fbff0e620b9cd039b3ba1a612a2410">&#9670;&nbsp;</a></span>NVIC_TIM1_TRG_COM_TIM17_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_TRG_COM_TIM17_IRQ&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga35183e2b1f3d379f11648119bf358bf9" name="ga35183e2b1f3d379f11648119bf358bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35183e2b1f3d379f11648119bf358bf9">&#9670;&nbsp;</a></span>NVIC_TIM1_UP_TIM16_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_UP_TIM16_IRQ&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga603b1515c321bb05f5e3b9cf8ab3e457" name="ga603b1515c321bb05f5e3b9cf8ab3e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603b1515c321bb05f5e3b9cf8ab3e457">&#9670;&nbsp;</a></span>NVIC_TIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM2_IRQ&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6737861bf387040ad4eed85bc819cda9" name="ga6737861bf387040ad4eed85bc819cda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6737861bf387040ad4eed85bc819cda9">&#9670;&nbsp;</a></span>NVIC_TIM3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM3_IRQ&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga67a3c925266477504d5e98ca8a3efcdb" name="ga67a3c925266477504d5e98ca8a3efcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a3c925266477504d5e98ca8a3efcdb">&#9670;&nbsp;</a></span>NVIC_TIM4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM4_IRQ&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0f69b1b7ee941c8389e26af84edda564" name="ga0f69b1b7ee941c8389e26af84edda564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f69b1b7ee941c8389e26af84edda564">&#9670;&nbsp;</a></span>NVIC_TIM5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM5_IRQ&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga8aa498ed996da013d5054f8465f01dc0" name="ga8aa498ed996da013d5054f8465f01dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa498ed996da013d5054f8465f01dc0">&#9670;&nbsp;</a></span>NVIC_TIM6_DACUNDER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM6_DACUNDER_IRQ&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga22c8e68199295b01bbbe16ed33cfda45" name="ga22c8e68199295b01bbbe16ed33cfda45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c8e68199295b01bbbe16ed33cfda45">&#9670;&nbsp;</a></span>NVIC_TIM7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM7_IRQ&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga96fc506e33467672cb75e41f8b9321eb" name="ga96fc506e33467672cb75e41f8b9321eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fc506e33467672cb75e41f8b9321eb">&#9670;&nbsp;</a></span>NVIC_TIM8_BRK_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_BRK_IRQ&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga9e123d5a3999b661004779a9049013a8" name="ga9e123d5a3999b661004779a9049013a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e123d5a3999b661004779a9049013a8">&#9670;&nbsp;</a></span>NVIC_TIM8_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_CC_IRQ&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gafcb6ac26953cd402dd88bbb80fb2ebf7" name="gafcb6ac26953cd402dd88bbb80fb2ebf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb6ac26953cd402dd88bbb80fb2ebf7">&#9670;&nbsp;</a></span>NVIC_TIM8_TRG_COM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_TRG_COM_IRQ&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00061">61</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gac64b66b5bc4e235d731aea398aa14920" name="gac64b66b5bc4e235d731aea398aa14920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64b66b5bc4e235d731aea398aa14920">&#9670;&nbsp;</a></span>NVIC_TIM8_UP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_UP_IRQ&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga7cc44a00ae2564601010c8b51d7b537c" name="ga7cc44a00ae2564601010c8b51d7b537c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc44a00ae2564601010c8b51d7b537c">&#9670;&nbsp;</a></span>NVIC_TSC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TSC_IRQ&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00093">93</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6bcf1012a3a6152bae6efef2ab9352c1" name="ga6bcf1012a3a6152bae6efef2ab9352c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf1012a3a6152bae6efef2ab9352c1">&#9670;&nbsp;</a></span>NVIC_UART4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART4_IRQ&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00068">68</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga78631530f316c5a1052a4ff98e9ca72a" name="ga78631530f316c5a1052a4ff98e9ca72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78631530f316c5a1052a4ff98e9ca72a">&#9670;&nbsp;</a></span>NVIC_UART5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART5_IRQ&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1017897ad38787de92f90354bcaa6b43" name="ga1017897ad38787de92f90354bcaa6b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1017897ad38787de92f90354bcaa6b43">&#9670;&nbsp;</a></span>NVIC_USART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART1_IRQ&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga702094b52f34c73f184f097638599be7" name="ga702094b52f34c73f184f097638599be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702094b52f34c73f184f097638599be7">&#9670;&nbsp;</a></span>NVIC_USART2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART2_IRQ&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="gadfba852263804648a192192995777473" name="gadfba852263804648a192192995777473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfba852263804648a192192995777473">&#9670;&nbsp;</a></span>NVIC_USART3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART3_IRQ&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
<a id="ga641965f6b9e53cf17ea72c1d3e659aff" name="ga641965f6b9e53cf17ea72c1d3e659aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641965f6b9e53cf17ea72c1d3e659aff">&#9670;&nbsp;</a></span>NVIC_WWDG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2l4_2nvic_8h_source.html#l00016">16</a> of file <a class="el" href="stm32_2l4_2nvic_8h_source.html">stm32/l4/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:11 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
