<h1 align="center"> DRAM Addressing Attack </h1>

<p align="center">
  <a href="https://github.com/arjundas1/DRAM-Addressing-Attack">
    <img alt="Screenshot 2021-09-09 at 11 57 30 PM" src="https://media.geeksforgeeks.org/wp-content/uploads/20200501212758/DRAM1.png" width="650" height="300">
  </a>
</p>

<details open="open">
  <summary>Table of Contents</summary>
  <ol>
    <li><a href="#introduction">Introduction</a></li>
    <li><a href="#project-objective">Project Objective</a></li>
    <li><a href="#background">Background</a></li>
    <li><a href="#references">References</a></li>
  </ol>
</details>

## Introduction
Guidance Professor: Dr. Yokesh Babu S, School of Computer Science and Engineering, VIT Vellore.







## Project Objective



## Background



## References
- [_Peter Pessl, Daniel Gruss, Clementine Maurice, Michael Schwarz, and Stefan Mangard. DRAMA: exploiting DRAM addressing for cross-cpu attacks. In 25th USENIX Security Symposium, USENIX Security 16, Austin, TX, USA, August 10-12, 2016., pages 565–581, 2016._](https://github.com/arjundas1/DRAM-Addressing-Attack/blob/main/References/DRAMA-%20exploiting%20DRAM%20addressing%20for%20cross-cpu%20attacks.pdf)
- _Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. Last-level cache side-channel attacks are practical. In 2015 IEEE Symposium on Security and Privacy, SP 2015, San Jose, CA, USA, May 17-21, 2015, pages 605–622, 2015._
- _Yuval Yarom and Katrina E. Falkner. Flush+reload: a high resolution, low noise, L3 cache sidechannel attack. IACR Cryptology ePrint Archive, 2013:448, 2013._ 
- _Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji-Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu. Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. In ACM/IEEE 41st International Symposium on Computer Architecture, ISCA 2014, Minneapolis, MN, USA, June 14-18, 2014, pages 361–372, 2014._
