Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  9 21:43:57 2022
| Host         : Laptop-G5-5590 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SystemNEO430_wrapper_timing_summary_routed.rpt -pb SystemNEO430_wrapper_timing_summary_routed.pb -rpx SystemNEO430_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SystemNEO430_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.577        0.000                      0                  865        0.139        0.000                      0                  865        3.750        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.577        0.000                      0                  840        0.139        0.000                      0                  840        3.750        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.422        0.000                      0                   25        0.581        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 3.359ns (37.570%)  route 5.582ns (62.430%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.524 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[2]
                         net (fo=2, routed)           0.585    11.110    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[2]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.301    11.411 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_30/O
                         net (fo=1, routed)           0.466    11.877    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_30_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26/O
                         net (fo=5, routed)           0.924    12.925    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.119    13.044 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_14/O
                         net (fo=6, routed)           0.967    14.010    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][6]
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.472    14.587    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.449ns (38.838%)  route 5.432ns (61.162%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.608 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[1]
                         net (fo=4, routed)           0.462    11.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.306    11.376 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_6/O
                         net (fo=1, routed)           0.492    11.868    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_6_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.992 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_2/O
                         net (fo=4, routed)           0.894    12.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_2_n_0
    SLICE_X5Y64          LUT3 (Prop_lut3_I0_O)        0.120    13.006 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_15/O
                         net (fo=7, routed)           0.945    13.950    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][5]
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.444    14.615    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 3.359ns (38.211%)  route 5.432ns (61.789%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.524 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[2]
                         net (fo=2, routed)           0.585    11.110    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[2]
    SLICE_X14Y69         LUT6 (Prop_lut6_I2_O)        0.301    11.411 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_30/O
                         net (fo=1, routed)           0.466    11.877    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_30_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26/O
                         net (fo=5, routed)           0.924    12.925    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.119    13.044 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_14/O
                         net (fo=6, routed)           0.817    13.861    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][6]
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.472    14.587    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 3.221ns (36.780%)  route 5.537ns (63.220%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.380 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[3]
                         net (fo=3, routed)           0.511    10.891    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/O[3]
    SLICE_X15Y67         LUT6 (Prop_lut6_I3_O)        0.307    11.198 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_3/O
                         net (fo=2, routed)           0.411    11.610    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_3_n_0
    SLICE_X15Y67         LUT5 (Prop_lut5_I0_O)        0.124    11.734 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2/O
                         net (fo=4, routed)           1.019    12.753    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_n_0
    SLICE_X6Y64          LUT3 (Prop_lut3_I0_O)        0.119    12.872 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_17/O
                         net (fo=7, routed)           0.955    13.827    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][3]
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.472    14.587    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 3.449ns (39.477%)  route 5.288ns (60.523%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.608 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[1]
                         net (fo=4, routed)           0.462    11.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[1]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.306    11.376 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_6/O
                         net (fo=1, routed)           0.492    11.868    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_6_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.992 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_2/O
                         net (fo=4, routed)           0.894    12.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_13_13_i_2_n_0
    SLICE_X5Y64          LUT3 (Prop_lut3_I0_O)        0.120    13.006 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_15/O
                         net (fo=7, routed)           0.801    13.806    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][5]
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.444    14.615    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 3.331ns (38.487%)  route 5.324ns (61.513%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.504 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[0]
                         net (fo=3, routed)           0.607    11.111    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[0]
    SLICE_X11Y66         LUT6 (Prop_lut6_I3_O)        0.295    11.406 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_3/O
                         net (fo=2, routed)           0.459    11.865    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_3_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I0_O)        0.124    11.989 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_2/O
                         net (fo=4, routed)           0.678    12.667    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_2_n_0
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.117    12.784 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_16/O
                         net (fo=7, routed)           0.941    13.725    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][4]
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y22         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.449    14.610    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 3.439ns (39.090%)  route 5.359ns (60.910%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.600 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[3]
                         net (fo=5, routed)           0.476    11.076    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.307    11.383 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.475    11.859    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.983 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=4, routed)           0.835    12.818    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.117    12.935 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_13/O
                         net (fo=7, routed)           0.933    13.868    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/cpu_bus[wdata][7]
    SLICE_X1Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.507    14.848    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X1Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)       -0.305    14.766    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 3.439ns (39.881%)  route 5.184ns (60.119%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.600 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[3]
                         net (fo=5, routed)           0.476    11.076    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.307    11.383 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.475    11.859    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.983 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=4, routed)           0.835    12.818    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.117    12.935 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_13/O
                         net (fo=7, routed)           0.758    13.693    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][7]
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.481    14.822    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y23         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
                         clock pessimism              0.272    15.094    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.465    14.594    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_ch_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 3.439ns (39.215%)  route 5.331ns (60.785%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.600 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[3]
                         net (fo=5, routed)           0.476    11.076    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.307    11.383 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.475    11.859    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.983 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=4, routed)           0.835    12.818    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.117    12.935 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_13/O
                         net (fo=7, routed)           0.905    13.840    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/cpu_bus[wdata][7]
    SLICE_X1Y63          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_ch_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.504    14.845    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X1Y63          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_ch_reg[2][7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)       -0.316    14.752    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_ch_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 3.787ns (41.625%)  route 5.311ns (58.375%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.549     5.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=97, routed)          1.309     6.835    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[19]_0[6]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124     6.959 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36/O
                         net (fo=1, routed)           0.594     7.553    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_36_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.174 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.174    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_32_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.291    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_6_6_i_4_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.545 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_7/CO[0]
                         net (fo=3, routed)           0.311     8.856    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.367     9.223 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.425     9.648    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.285 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.285    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.600 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_7/O[3]
                         net (fo=5, routed)           0.476    11.076    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.307    11.383 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.475    11.859    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.983 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=4, routed)           0.835    12.818    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.117    12.935 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_13/O
                         net (fo=7, routed)           0.885    13.820    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/cpu_bus[wdata][7]
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.348    14.168 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.168    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg[8]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.502    14.843    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[8]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.031    15.097    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.586     1.469    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X3Y68          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[0]/Q
                         net (fo=5, routed)           0.087     1.698    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg_n_0_[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[2]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.854     1.982    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y68          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.603    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.585     1.468    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X3Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[4]/Q
                         net (fo=6, routed)           0.132     1.741    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg_n_0_[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[5]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.853     1.981    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.120     1.601    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.079%)  route 0.129ns (40.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.587     1.470    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X4Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[14]/Q
                         net (fo=2, routed)           0.129     1.740    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/p_0_in11_in
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.785 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[14]_i_1/O
                         net (fo=1, routed)           0.000     1.785    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[14]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.857     1.985    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X3Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[14]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.092     1.599    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.496%)  route 0.162ns (46.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.587     1.470    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X5Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[15]/Q
                         net (fo=2, routed)           0.162     1.773    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/data_o_reg[15]_0[15]
    SLICE_X2Y64          LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/data_o[15]_i_2__2/O
                         net (fo=1, routed)           0.000     1.818    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/D[15]
    SLICE_X2Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.858     1.986    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X2Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/data_o_reg[15]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.629    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.588     1.471    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X1Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[0]/Q
                         net (fo=9, routed)           0.115     1.727    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/plusOp[5]
    SLICE_X0Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.984    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     1.576    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/i_flag_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.342%)  route 0.126ns (37.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.582     1.465    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X6Y70          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/i_flag_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/i_flag_ff1_reg/Q
                         net (fo=3, routed)           0.126     1.755    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/i_flag_ff1
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_i_1/O
                         net (fo=1, routed)           0.000     1.800    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_i_1_n_0
    SLICE_X6Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X6Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.121     1.601    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X6Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/Q
                         net (fo=8, routed)           0.096     1.726    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[0]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X7Y69          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.092     1.571    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.148     1.614 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[0]/Q
                         net (fo=2, routed)           0.075     1.689    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync[0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I3_O)        0.098     1.787 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_i_1/O
                         net (fo=1, routed)           0.000     1.787    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.586    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.588     1.471    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X1Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[1]/Q
                         net (fo=8, routed)           0.144     1.756    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[1]
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.048     1.804 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/plusOp[4]
    SLICE_X0Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.984    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.107     1.591    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.587     1.470    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X6Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[3]/Q
                         net (fo=1, routed)           0.143     1.777    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/uart_tx_sreg_reg[6][1]
    SLICE_X6Y65          LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/uart_tx_sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/D[1]
    SLICE_X6Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.855     1.983    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X6Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.120     1.604    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24   SystemNEO430_i/neo430_top_0/U0/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23   SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25   SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHz_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y68    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y68    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y62   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y62   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y62   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y62   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.580ns (19.089%)  route 2.458ns (80.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.885     8.171    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X9Y63          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.435    14.776    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X9Y63          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.580ns (20.792%)  route 2.210ns (79.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.636     7.922    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X13Y62         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.436    14.777    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X13Y62         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.900%)  route 2.068ns (78.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.495     7.781    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X15Y62         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.436    14.777    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X15Y62         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X15Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.952%)  route 2.062ns (78.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.489     7.775    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X12Y63         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.435    14.776    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X12Y63         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.952%)  route 2.062ns (78.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.489     7.775    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X12Y63         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.435    14.776    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X12Y63         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.580ns (23.994%)  route 1.837ns (76.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.264     7.550    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_1
    SLICE_X9Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.428    14.769    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X9Y71          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.580ns (23.994%)  route 1.837ns (76.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.264     7.550    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_1
    SLICE_X8Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.428    14.769    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X8Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X8Y71          FDCE (Recov_fdce_C_CLR)     -0.319    14.673    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.580ns (25.056%)  route 1.735ns (74.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.162     7.448    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X9Y65          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.434    14.775    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X9Y65          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X9Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.650%)  route 1.596ns (73.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.023     7.309    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X9Y64          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.435    14.776    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X9Y64          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.650%)  route 1.596ns (73.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.612     5.133    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.573     6.162    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.286 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.023     7.309    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X8Y64          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.435    14.776    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X8Y64          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y64          FDCE (Recov_fdce_C_CLR)     -0.319    14.680    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.126     1.970    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.388    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.126     1.970    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.388    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.126     1.970    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.388    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.949%)  route 0.317ns (63.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.126     1.970    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y71          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.979    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y71          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.388    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.181     2.024    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y70          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.852     1.980    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y70          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.181     2.024    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y70          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.852     1.980    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y70          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.181     2.024    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y70          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.852     1.980    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y70          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.181     2.024    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y70          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.852     1.980    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y70          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.225%)  route 0.374ns (66.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.183     2.026    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y69          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.853     1.981    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y69          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.390    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.225%)  route 0.374ns (66.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y71          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.191     1.798    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.183     2.026    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_108
    SLICE_X1Y69          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.853     1.981    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X1Y69          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.390    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.636    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 4.280ns (42.979%)  route 5.678ns (57.021%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.621     5.142    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          1.359     6.956    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.118     7.074 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[11]_INST_0/O
                         net (fo=1, routed)           4.320    11.394    LED_o_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    15.100 r  LED_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.100    LED_o[11]
    U3                                                                r  LED_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.375ns (45.272%)  route 5.288ns (54.728%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.522     7.180    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.153     7.333 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[7]_INST_0/O
                         net (fo=1, routed)           3.766    11.099    LED_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704    14.803 r  LED_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.803    LED_o[7]
    V14                                                               r  LED_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 4.384ns (45.608%)  route 5.229ns (54.392%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.489     7.147    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.150     7.297 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[5]_INST_0/O
                         net (fo=1, routed)           3.740    11.037    LED_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    14.753 r  LED_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.753    LED_o[5]
    U15                                                               r  LED_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 4.105ns (42.736%)  route 5.501ns (57.264%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.621     5.142    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          1.359     6.956    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.124     7.080 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[10]_INST_0/O
                         net (fo=1, routed)           4.142    11.223    LED_o_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.748 r  LED_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.748    LED_o[10]
    W3                                                                r  LED_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 4.386ns (45.983%)  route 5.153ns (54.017%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.704     7.362    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.152     7.514 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[9]_INST_0/O
                         net (fo=1, routed)           3.449    10.962    LED_o_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    14.679 r  LED_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.679    LED_o[9]
    V3                                                                r  LED_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 4.146ns (43.928%)  route 5.292ns (56.072%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.704     7.362    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.486 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[8]_INST_0/O
                         net (fo=1, routed)           3.588    11.074    LED_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.578 r  LED_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.578    LED_o[8]
    V13                                                               r  LED_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.417ns  (logic 4.148ns (44.048%)  route 5.269ns (55.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.522     7.180    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.124     7.304 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[6]_INST_0/O
                         net (fo=1, routed)           3.747    11.051    LED_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.557 r  LED_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.557    LED_o[6]
    U14                                                               r  LED_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 4.387ns (48.226%)  route 4.710ns (51.774%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.554     7.212    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.152     7.364 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[3]_INST_0/O
                         net (fo=1, routed)           3.156    10.520    LED_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    14.237 r  LED_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.237    LED_o[3]
    V19                                                               r  LED_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.399ns (48.635%)  route 4.646ns (51.365%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          0.840     6.498    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X5Y64          LUT3 (Prop_lut3_I2_O)        0.152     6.650 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[15]_INST_0/O
                         net (fo=1, routed)           3.806    10.456    LED_o_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    14.186 r  LED_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.186    LED_o[15]
    L1                                                                r  LED_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.151ns (46.445%)  route 4.786ns (53.555%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.619     5.140    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X2Y65          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.489     7.147    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.124     7.271 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[4]_INST_0/O
                         net (fo=1, routed)           3.297    10.568    LED_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.076 r  LED_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.076    LED_o[4]
    W18                                                               r  LED_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.482ns (67.695%)  route 0.707ns (32.305%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X1Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[1]/Q
                         net (fo=2, routed)           0.109     1.724    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][1]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.048     1.772 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[1]_INST_0/O
                         net (fo=1, routed)           0.598     2.370    LED_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     3.663 r  LED_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.663    LED_o[1]
    E19                                                               r  LED_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.360ns (61.642%)  route 0.846ns (38.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.580     1.463    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y75          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           0.846     2.450    UART_TX_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.669 r  UART_TX_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    UART_TX_o
    A18                                                               r  UART_TX_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.392ns (54.886%)  route 1.144ns (45.114%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X3Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[0]/Q
                         net (fo=2, routed)           0.203     1.819    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][0]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[0]_INST_0/O
                         net (fo=1, routed)           0.941     2.804    LED_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.010 r  LED_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.010    LED_o[0]
    U16                                                               r  LED_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.388ns (53.033%)  route 1.229ns (46.967%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X3Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[2]/Q
                         net (fo=2, routed)           0.275     1.890    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.935 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[2]_INST_0/O
                         net (fo=1, routed)           0.954     2.890    LED_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.092 r  LED_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.092    LED_o[2]
    U19                                                               r  LED_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.396ns (52.619%)  route 1.257ns (47.381%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X0Y61          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[4]/Q
                         net (fo=2, routed)           0.233     1.848    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][4]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[4]_INST_0/O
                         net (fo=1, routed)           1.024     2.917    LED_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.127 r  LED_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.127    LED_o[4]
    W18                                                               r  LED_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.431ns (52.832%)  route 1.278ns (47.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X0Y61          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[8]/Q
                         net (fo=2, routed)           0.116     1.719    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][8]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.098     1.817 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[8]_INST_0/O
                         net (fo=1, routed)           1.161     2.978    LED_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.183 r  LED_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.183    LED_o[8]
    V13                                                               r  LED_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.461ns (53.401%)  route 1.275ns (46.599%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X3Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[3]/Q
                         net (fo=2, routed)           0.271     1.886    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][3]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.043     1.929 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[3]_INST_0/O
                         net (fo=1, routed)           1.004     2.933    LED_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     4.210 r  LED_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.210    LED_o[3]
    V19                                                               r  LED_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.402ns (49.733%)  route 1.418ns (50.267%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.589     1.472    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y64          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.243     1.857    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X5Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[14]_INST_0/O
                         net (fo=1, routed)           1.174     3.076    LED_o_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.292 r  LED_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.292    LED_o[14]
    P1                                                                r  LED_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.459ns (51.204%)  route 1.390ns (48.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X1Y60          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/Q
                         net (fo=2, routed)           0.165     1.780    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][7]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.051     1.831 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[7]_INST_0/O
                         net (fo=1, routed)           1.225     3.056    LED_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.267     4.323 r  LED_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.323    LED_o[7]
    V14                                                               r  LED_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.467ns (51.421%)  route 1.385ns (48.579%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.591     1.474    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X0Y61          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[5]/Q
                         net (fo=2, routed)           0.169     1.784    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/LED_o[15][5]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.048     1.832 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[5]_INST_0/O
                         net (fo=1, routed)           1.217     3.049    LED_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     4.326 r  LED_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.326    LED_o[5]
    U15                                                               r  LED_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.456ns (39.046%)  route 2.273ns (60.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  UART_RX_i (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_i
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  UART_RX_i_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rxd_i
    SLICE_X0Y75          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.492     4.833    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y75          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/C

Slack:                    inf
  Source:                 RST_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.453ns (39.121%)  route 2.261ns (60.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_i (IN)
                         net (fo=0)                   0.000     0.000    RST_i
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RST_i_IBUF_inst/O
                         net (fo=1, routed)           2.261     3.714    SystemNEO430_i/neo430_top_0/U0/rst_i
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.502     4.843    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.221ns (20.036%)  route 0.882ns (79.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_i (IN)
                         net (fo=0)                   0.000     0.000    RST_i
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_i_IBUF_inst/O
                         net (fo=1, routed)           0.882     1.103    SystemNEO430_i/neo430_top_0/U0/rst_i
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.984    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y66          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/C

Slack:                    inf
  Source:                 UART_RX_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.224ns (19.785%)  route 0.909ns (80.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  UART_RX_i (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_i
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  UART_RX_i_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.134    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rxd_i
    SLICE_X0Y75          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.847     1.975    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y75          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/C





